

# 2Mx32 DRAM SIMM

(1MX16 Base)

[www.DataSheet.in](http://www.DataSheet.in)

Revision 0.0

November 1997

**Revision History**

**Version 0.0 (November 1997)**

- Changed module PCB from 6-Layer to 4-Layer.
- Changed Module Part No. from KMM5322200CW/CWG to KMM5322200C2W/C2WG caused by PCB revision .

[www.DataSheet.in](http://www.DataSheet.in)

**KMM5322200C2W/C2WG with Fast Page Mode**

2M x 32 DRAM SIMM using 1Mx16, 1K Refresh, 5V

**GENERAL DESCRIPTION**

The Samsung KMM5322200C2W is a 2Mx32bits Dynamic RAM high density memory module. The Samsung KMM5322200C2W consists of four CMOS 1Mx16bits DRAMs in 42-pin SOJ packages mounted on a 72-pin glass-epoxy substrate. A 0.1 or 0.22uF decoupling capacitor is mounted on the printed circuit board for each DRAM. The KMM5322200C2W is a Single In-line Memory Module with edge connections and is intended for mounting into 72 pin edge connector sockets.

**PERFORMANCE RANGE**

Speed	t <sub>TRAC</sub>	t <sub>CAC</sub>	t <sub>RC</sub>
-5	50ns	15ns	90ns
-6	60ns	15ns	110ns

**FEATURES**

- Part Identification
  - KMM5322200C2W(1024 cycles/16ms Ref, SOJ, Solder)
  - KMM5322200C2WG(1024 cycles/16ms Ref, SOJ, Gold)
- Fast Page Mode Operation
- $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh capability
- $\overline{\text{RAS}}$ -only refresh capability
- TTL compatible inputs and outputs
- Single +5V ±10% power supply
- JEDEC standard PDPin & pinout
- PCB : Height(750mil), double sided component

**PIN CONFIGURATIONS**

Pin	Symbol	Pin	Symbol
1	V <sub>SS</sub>	37	NC
2	DQ0	38	NC
3	DQ16	39	V <sub>SS</sub>
4	DQ1	40	$\overline{\text{CAS0}}$
5	DQ17	41	$\overline{\text{CAS2}}$
6	DQ2	42	$\overline{\text{CAS3}}$
7	DQ18	43	$\overline{\text{CAS1}}$
8	DQ3	44	$\overline{\text{RAS0}}$
9	DQ19	45	$\overline{\text{RAS1}}$
10	V <sub>CC</sub>	46	NC
11	NC	47	$\overline{\text{W}}$
12	A0	48	NC
13	A1	49	DQ8
14	A2	50	DQ24
15	A3	51	DQ9
16	A4	52	DQ25
17	A5	53	DQ10
18	A6	54	DQ26
19	Res(A10)	55	DQ11
20	DQ4	56	DQ27
21	DQ20	57	DQ12
22	DQ5	58	DQ28
23	DQ21	59	V <sub>CC</sub>
24	DQ6	60	DQ29
25	DQ22	61	DQ13
26	DQ7	62	DQ30
27	DQ23	63	DQ14
28	A7	64	DQ31
29	Res(A11)	65	DQ15
30	V <sub>CC</sub>	66	NC
31	A8	67	PD1
32	A9	68	PD2
33	$\overline{\text{RAS1}}$	69	PD3
34	$\overline{\text{RAS0}}$	70	PD4
35	NC	71	NC
36	NC	72	V <sub>SS</sub>

**PIN NAMES**

Pin Name	Function
A0 - A9	Address Inputs
DQ0 - DQ31	Data In/Out
$\overline{\text{W}}$	Read/Write Enable
$\overline{\text{RAS0}}$ , $\overline{\text{RAS1}}$	Row Address Strobe
$\overline{\text{CAS0}}$ - $\overline{\text{CAS3}}$	Column Address Strobe
PD1 -PD4	Presence Detect
V <sub>CC</sub>	Power(+5V)
V <sub>SS</sub>	Ground
NC	No Connection
Res	Reserved Pin



**PRESENCE DETECT PINS (Optional)**

Pin	50NS	60NS
PD1	NC	NC
PD2	NC	NC
PD3	V <sub>SS</sub>	NC
PD4	V <sub>SS</sub>	NC

\* Pin connection changing available

**SAMSUNG ELECTRONICS CO., LTD.** reserves the right to change products and specifications without notice.

FUNCTIONAL BLOCK DIAGRAM



**ABSOLUTE MAXIMUM RATINGS \***

Item	Symbol	Rating	Unit
Voltage on any pin relative to V <sub>ss</sub>	V <sub>IN</sub> , V <sub>OUT</sub>	-1 to +7.0	V
Voltage on V <sub>cc</sub> supply relative to V <sub>ss</sub>	V <sub>CC</sub>	-1 to +7.0	V
Storage Temperature	T <sub>stg</sub>	-55 to +150	°C
Power Dissipation	P <sub>d</sub>	4	W
Short Circuit Output Current	I <sub>OS</sub>	50	mA

\* Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for intended periods may affect device reliability.

**RECOMMENDED OPERATING CONDITIONS** (Voltage referenced to V<sub>SS</sub>, T<sub>A</sub> = 0 to 70°C)

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	V <sub>CC</sub>	4.5	5.0	5.5	V
Ground	V <sub>SS</sub>	0	0	0	V
Input High Voltage	V <sub>IH</sub>	2.4	-	V <sub>CC</sub> +1 <sup>*1</sup>	V
Input Low Voltage	V <sub>IL</sub>	-1.0 <sup>*2</sup>	-	0.8	V

\*1 : V<sub>CC</sub>+2.0V/20ns, Pulse width is measured at V<sub>CC</sub>.

\*2 : -2.0V/20ns, Pulse width is measured at V<sub>SS</sub>.

**DC AND OPERATING CHARACTERISTICS** (Recommended operating conditions unless otherwise noted)

Symbol	Speed	KMM5322200C2W/C2WG		Unit
		Min	Max	
I <sub>CC1</sub>	-5	-	304	mA
	-6	-	284	mA
I <sub>CC2</sub>	Don't care	-	8	mA
I <sub>CC3</sub>	-5	-	304	mA
	-6	-	284	mA
I <sub>CC4</sub>	-5	-	184	mA
	-6	-	164	mA
I <sub>CC5</sub>	Don't care	-	4	mA
I <sub>CC6</sub>	-5	-	304	mA
	-6	-	284	mA
I <sub>I(L)</sub>	Don't care	-20	20	uA
I <sub>O(L)</sub>	Don't care	-10	10	uA
V <sub>OH</sub>	Don't care	2.4	-	V
V <sub>OL</sub>	Don't care	-	0.4	V

I<sub>CC1</sub> : Operating Current \* (  $\overline{RAS}$ ,  $\overline{LCAS}$  or  $\overline{UCAS}$ , Address cycling @ t<sub>RC</sub>=min)

I<sub>CC2</sub> : Standby Current (  $\overline{RAS}=\overline{LCAS}=\overline{UCAS}=\overline{W}=V_{IH}$ )

I<sub>CC3</sub> :  $\overline{RAS}$  Only Refresh Current \* (  $\overline{LCAS}=\overline{UCAS}=V_{IH}$ ,  $\overline{RAS}$  cycling @ t<sub>RC</sub>=min)

I<sub>CC4</sub> : Fast Page Mode Current \* (  $\overline{RAS}=V_{IL}$ ,  $\overline{LCAS}$  or  $\overline{UCAS}$  cycling : t<sub>PC</sub>=min)

I<sub>CC5</sub> : Standby Current (  $\overline{RAS}=\overline{LCAS}=\overline{UCAS}=\overline{W}=V_{CC}-0.2V$ )

I<sub>CC6</sub> :  $\overline{CAS}$ -Before- $\overline{RAS}$  Refresh Current \* (  $\overline{RAS}$  and  $\overline{CAS}$  cycling @ t<sub>RC</sub>=min)

I<sub>I(L)</sub> : Input Leakage Current (Any input 0 ≤ V<sub>IN</sub> ≤ V<sub>CC</sub>+0.5V, all other pins not under test=0 V)

I<sub>O(L)</sub> : Output Leakage Current(Data Out is disabled, 0V ≤ V<sub>OUT</sub> ≤ V<sub>CC</sub>)

V<sub>OH</sub> : Output High Voltage Level (I<sub>OH</sub> = -5mA)

V<sub>OL</sub> : Output Low Voltage Level (I<sub>OL</sub> = 4.2mA)

\* **NOTE** : I<sub>CC1</sub>, I<sub>CC3</sub>, I<sub>CC4</sub> and I<sub>CC6</sub> are dependent on output loading and cycle rates. Specified values are obtained with the output open. I<sub>CC</sub> is specified as an average current. In I<sub>CC1</sub> and I<sub>CC3</sub>, address can be changed maximum once while  $\overline{RAS}=V_{IL}$ . In I<sub>CC4</sub>, address can be changed maximum once within one page mode cycle, t<sub>PC</sub>.

## CAPACITANCE (TA = 25°C, VCC=5V, f = 1MHz)

Item	Symbol	Min	Max	Unit
Input capacitance[A0-A9]	CIN1	-	35	pF
Input capacitance[ $\overline{W}$ ]	CIN2	-	45	pF
Input capacitance[ $\overline{RAS0}$ , $\overline{RAS1}$ ]	CIN3	-	40	pF
Input capacitance[ $\overline{CAS0}$ - $\overline{CAS3}$ ]	CIN4	-	30	pF
Input/Output capacitance[DQ0-31]	CDQ	-	30	pF

## AC CHARACTERISTICS (0°C ≤ TA ≤ 70°C, VCC=5.0V ± 10%. See notes 1,2.)

Test condition : V<sub>ih</sub>/V<sub>il</sub>=2.4/0.8V, V<sub>oh</sub>/V<sub>ol</sub>=2.4/0.4V, Output loading CL=100pF

Parameter	Symbol	-5		-6		Unit	Note
		Min	Max	Min	Max		
Random read or write cycle time	t <sub>RC</sub>	90		110		ns	
Access time from $\overline{RAS}$	t <sub>RAC</sub>		50		60	ns	3,4
Access time from $\overline{CAS}$	t <sub>CAC</sub>		13		15	ns	3,4,5
Access time from column address	t <sub>AA</sub>		25		30	ns	3,10
$\overline{CAS}$ to output in Low-Z	t <sub>CLZ</sub>	0		0		ns	3
Output buffer turn-off delay	t <sub>OFF</sub>	0	15	0	15	ns	6
Transition time(rise and fall)	t <sub>T</sub>	3	50	3	50	ns	2
$\overline{RAS}$ precharge time	t <sub>RP</sub>	30		40		ns	
$\overline{RAS}$ pulse width	t <sub>RAS</sub>	50	10K	60	10K	ns	
$\overline{RAS}$ hold time	t <sub>RSH</sub>	13		15		ns	
$\overline{CAS}$ hold time	t <sub>CSH</sub>	50		60		ns	
$\overline{CAS}$ pulse width	t <sub>CAS</sub>	13	10K	15	10K	ns	
$\overline{RAS}$ to $\overline{CAS}$ delay time	t <sub>RCD</sub>	20	37	20	45	ns	4
$\overline{RAS}$ to column address delay time	t <sub>RAD</sub>	15	25	15	30	ns	10
$\overline{CAS}$ to $\overline{RAS}$ precharge time	t <sub>CRP</sub>	5		5		ns	
Row address set-up time	t <sub>ASR</sub>	0		0		ns	
Row address hold time	t <sub>RAH</sub>	10		10		ns	
Column address set-up time	t <sub>ASC</sub>	0		0		ns	
Column address hold time	t <sub>CAH</sub>	10		10		ns	
Column address to $\overline{RAS}$ lead time	t <sub>RAL</sub>	25		30		ns	
Read command set-up time	t <sub>RCS</sub>	0		0		ns	
Read command hold referenced to $\overline{CAS}$	t <sub>RCH</sub>	0		0		ns	8
Read command hold referenced to $\overline{RAS}$	t <sub>RRH</sub>	0		0		ns	8
Write command hold time	t <sub>WCH</sub>	10		10		ns	
Write command pulse width	t <sub>WP</sub>	10		10		ns	
Write command to $\overline{RAS}$ lead time	t <sub>RWL</sub>	13		15		ns	
Write command to $\overline{CAS}$ lead time	t <sub>CWL</sub>	13		15		ns	
Data-in set-up time	t <sub>DS</sub>	0		0		ns	9
Data-in hold time	t <sub>DH</sub>	10		10		ns	9
Refresh period	t <sub>REF</sub>		16		16	ms	
Write command set-up time	t <sub>WCS</sub>	0		0		ns	7
$\overline{CAS}$ setup time( $\overline{CAS}$ -before- $\overline{RAS}$ refresh)	t <sub>CSR</sub>	5		5		ns	
$\overline{CAS}$ hold time( $\overline{CAS}$ -before- $\overline{RAS}$ refresh)	t <sub>CHR</sub>	10		10		ns	
$\overline{RAS}$ precharge to $\overline{CAS}$ hold time	t <sub>RPC</sub>	5		5		ns	
Access time from $\overline{CAS}$ precharge	t <sub>CPA</sub>		30		35	ns	3

**AC CHARACTERISTICS** ( $0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$ ,  $V_{CC} = 5.0\text{V} \pm 10\%$ . See notes 1,2.)


Test condition :  $V_{ih}/V_{il} = 2.4/0.8\text{V}$ ,  $V_{oh}/V_{ol} = 2.4/0.4\text{V}$ , Output loading  $CL = 100\text{pF}$

Parameter	Symbol	-5		-6		Unit	Note
		Min	Max	Min	Max		
Fast page mode cycle time	tPC	35		40		ns	
$\overline{\text{CAS}}$ precharge time(Fast page cycle)	tCP	10		10		ns	
$\overline{\text{RAS}}$ pulse width(Fast page cycle)	tRASP	50	200K	60	200K	ns	
$\overline{\text{W}}$ to $\overline{\text{RAS}}$ precharge time(C-B-R refresh)	tWRP	10		10		ns	
$\overline{\text{W}}$ to $\overline{\text{RAS}}$ hold time(C-B-R refresh)	tWRH	10		10		ns	

**NOTES**

1. An initial pause of 200us is required after power-up followed by any 8  $\overline{\text{RAS}}$ -only or  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh cycles before proper device operation is achieved.
2.  $V_{IH}(\text{min})$  and  $V_{IL}(\text{max})$  are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}(\text{min})$  and  $V_{IL}(\text{max})$  and are assumed to be 5ns for all inputs.
3. Measured with a load equivalent to 2 TTL loads and 100pF.
4. Operation within the  $t_{RCD}(\text{max})$  limit insures that  $t_{RAC}(\text{max})$  can be met.  $t_{RCD}(\text{max})$  is specified as a reference point only. If  $t_{RCD}$  is greater than the specified  $t_{RCD}(\text{max})$  limit, then access time is controlled exclusively by  $t_{CAC}$ .
5. Assumes that  $t_{RCD} \geq t_{RCD}(\text{max})$ .
6. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to  $V_{OH}$  or  $V_{OL}$ .
7.  $t_{wCS}$  is non-restrictive operating parameter. It is included in the data sheet as electrical characteristic s only. If  $t_{wCS} \geq t_{wCS}(\text{min})$ , the cycle is an early write cycle and the data out pin will remain high impedance for the duration of the cycle.
8. Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for a read cycle.
9. These parameter are referenced to the  $\overline{\text{CAS}}$  leading edge in early write cycles.
10. Operation within the  $t_{RAD}(\text{max})$  limit insures that  $t_{RAC}(\text{max})$  can be met.  $t_{RAD}(\text{max})$  is specified as reference point only. If  $t_{RAD}$  is greater than the specified  $t_{RAD}(\text{max})$  limit, then access time is controlled by  $t_{AA}$ .

READ CYCLE




Don't care  
 Undefined



WRITE CYCLE ( EARLY WRITE )


NOTE : DOUT = OPEN



Don't care  
 Undefined

FAST PAGE READ CYCLE


NOTE : DOUT = OPEN



Don't care  
 Undefined

FAST PAGE WRITE CYCLE ( EARLY WRITE )


NOTE : DOUT = OPEN



**$\overline{\text{RAS}}$  - ONLY REFRESH CYCLE**


NOTE :  $\overline{\text{W}}$ ,  $\overline{\text{OE}}$ , DIN = Don't care

DOUT = OPEN




**$\overline{\text{CAS}}$  - BEFORE -  $\overline{\text{RAS}}$  REFRESH CYCLE**

NOTE :  $\overline{\text{OE}}$ , A = Don't care



□ Don't care  
 ■ Undefined


HIDDEN REFRESH CYCLE ( READ )



Don't care  
 Undefined


HIDDEN REFRESH CYCLE ( WRITE )

NOTE : DOUT = OPEN



□ Don't care  
 ■ Undefined


**CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE**



NOTE : This timing diagram is applied to all devices besides 16M DRAM 4th & 64M DRAM.


**CAS - BEFORE - RAS SELF REFRESH CYCLE**

NOTE :  $\overline{OE}$ , A = Don't care



**TEST MODE IN CYCLE**

NOTE :  $\overline{OE}$ , A = Don't care



Don't care  
 Undefined




# DRAM MODULE


# KMM5322200C2W/C2WG

## PACKAGE DIMENSIONS

Units : Inches (millimeters)




( Front view )



( Back view )

### Gold & Solder Plating Lead



Tolerances :  $\pm .005$  (.13) unless otherwise specified

NOTE : The used device is 1Mx16 DRAM  
 DRAM Part No. : KMM5322200C2W/C2WG -- KM416C1200CJ (400 mil)

Revision History  
 Rev 0.0 : Nov. 1997