

MB89351

SCSI Protocol Controller

Edition 1.0
June 1990

AC CHARACTERISTICS

The Fujitsu MB89351 is a Small Computer System Interface (SCSI) Protocol Controller (SPC) specifically designed to implement a SCSI-bus to CPU/DMAC interface. Except for SCSI synchronous mode transfers, the MB89351 can handle virtually all interface control procedures of the SCSI bus laid down by SCSI-I specification (ANSI X3.131-1986) and is adaptable to either an 8-bit or a 16-bit CPU. To optimize efficiency and reduce CPU overhead, the MB89351 uses an 8-byte FIFO data buffer register and a 24-bit transfer byte counter. The SPC can serve in a wide range of applications acting as an INITIATOR or TARGET device for the SCSI. Thus, the device can be used as an I/O controller or as a host adapter.

The MB89351 SPC is fabricated in silicon-gate CMOS and housed in a 64-pin plastic shrink DIP or a 64-pin plastic flat package.

SCSI Compatibility

- Serves as either an INITIATOR or a TARGET
- DMA interface and parity check

Data Transfer Rate/Byte Counter

- Up to 3.0 Megabytes per second
- 8-byte FIFO Data Buffer
- 24-Bit transfer byte counter

Drive Options

- Single-ended
- Differential

Selectable Transfer Mode

- DMA transfer
- Program transfer
- Manual transfer

Clock Requirements

- 8 MHz clock with 33%-to-66% duty cycle

Technology/Power Requirements

- Silicon-Gate CMOS
- Single +5 V power supply

Available Packaging

- 64-pin plastic shrink DIP (suffix -PSH)
- 64-pin plastic flat package (suffix -PF)

ABSOLUTE MAXIMUM RATINGS¹

Rating	Designator	Values		Unit
		Min.	Max.	
Supply Voltage	V _{CC}	V _{SS} - .05	V _{SS} + 7.0	V
Input Voltage ²	V _{IN}	V _{SS} - .05	V _{SS} + 7.0	V
Output Voltage ²	V _{OUT}	V _{SS} - 0.3	V _{SS} + 7.0	V
Operating Ambient Temperature	T _A	0	+70	°C
Storage Temperature	T _{STG}	-55	+150	°C

Notes: 1 Permanent device damage may occur if the above absolute maximum ratings are exceeded.


Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

2 Should not exceed V_{CC} + 0.5V.

RECOMMENDED OPERATING CONDITIONS


Parameter	Designator	Values			Unit	Remarks
		Min.	Typ.	Max.		
Supply Voltage	V _{CC}	4.50	5.0	5.50	V	
	V _{SS}		0		V	
Operating Ambient Temperature	T _A	0		+70	°C	

MB89351 BLOCK DIAGRAM




PIN ASSIGNMENTS AND INTERFACE DIAGRAM

(TOP VIEW)



DIP-64P-M01

FPT - 64P - M01

PIN ASSIGNMENTS AND INTERFACE DIAGRAM

PIN DESCRIPTIONS

Designator	Pin No.		Function
	DIP	FPT	
V _{CC}	64	25	+5V power supply.
V _{SS}	32,39,59	1,20,59	Circuit ground.
CLK	63	24	Clock input for controlling internal operation and data transfer speed of the SPC.
RST	62	23	Asynchronous reset signal used to clear all internal circuits of the SPC.
CS	61	22	Input selection enable signal for accessing an internal register. When active low, the following input/output signals are valid: RD, WR, A0-A3, DP0-DP7 and DP.
A3 A2 A1 A0	60 57 56 55	21 19 18 17	Address input signals for selecting an internal register in SPC. MSB is A3; LSB is A0. When CS is active low, read/ write is enabled for an internal register selected by these address inputs via data bus lines D0-D7 and DP.
RD	44	6	The read strobe (RD) input is used to readout the contents of an internal SPC register and is asserted only if CS is active low. The register to be read is specified by A0-A3; the input address data is input via D0-D7 and DP. In the program transfer mode, the falling edge of RD terminates the data read cycle.
WR	43	5	The write strobe (WR) input is used to write into an internal SPC register and is asserted only if CS is active low. On the falling edge of WR, the data present on D0-D7 and DP is loaded into the internal register specified by A0-A3 (except when A0 = A1 = A2 = A3 = H). In the program transfer mode, the falling edge of WR indicates a data-ready condition to the MPU.

Continued on following page

PIN DESCRIPTIONS

Designator	Pin No.		Function
	DIP	FPT	
D7 – DP	54 – 46	16 – 8	<p>Used to write/read data to/from an internal register in the SPC. The data bus is 3-state and bidirectional. The MSB is D7 and the LSB is D0; DP is an odd parity bit.</p> <p>When both CS and RDG inputs are active low (read operation), the contents of a selected internal register are output to the data bus. In operations other than read, the data bus is kept at a high-impedance level.</p>
DPO	45	7	Outputs an odd parity for D0–D7. If parity bit is not generated for external memory, DPO can be used as an input parity bit for DP.
INTR	42	4	<p>The INTR output signal is issued by the SPC and requests an interrupt to indicate completion of an internal operation or the occurrence of an error. Except for an interrupt caused by the RSTI input (reset condition in SCSI), interrupt masking is allowed.</p> <p>When an interrupt request is granted, the INTR signal remains active until the interrupt is cleared. In the program transfer mode, the INTR signal can be used as a data request signal instead of reading internal registers of the SPC; the data-request function is enabled by proper settings of the appropriate registers. The INTR signal is automatically disabled when interrupt conditions are not present.</p>
DREQ	41	3	When the MB89351 is operating in the DMA mode and the data request (DREQ) output signal is active high, data is transferred between external memory and the SPC or vice-versa. During output operations, DREQ is active when the data buffers in the SPC are not full. During input operations, DREQ is active when valid data is present in the buffers. In either case, DMA transfers can occur and DREQ is asserted.
DACK	40	2	An active low response signal to the DREQ which request data transfer between SPC and the external memory in the DMA mode. This signal, in DMA mode, functions similarly to the signal combination of CS=low, A3=high, A2=low, A1=high, and A0=low (selection of DREG) in the program transfer mode. Since the DREG is selected by this DACK signal in the DMA mode instead of the address input from A3–A0, data transfer between DREG of SPC and external memory is possible.

Continued on following page


PIN DESCRIPTIONS

Designator	Pin No.		Function
	DIP	FPT	
SDBI7,SDBI6 SDBI5,SDBI4 SDBI3,SDBI2 SDBI1,SDBI0 SDBIP	1,2 3,4 5,6 8,9 10	27,28 29,30 31,32 34,35 36	Inputs from the SCSI data bus. The MSB is SDBI7; the LSB is SDBI0. SDBIP is an odd parity bit. Parity checking for the SCSI data bus is programmable.
SDBO7 SDBO6 SDBO5 SDBO4 SDBO3 SDBO2 SDBO1 SDBO0 SDBOP	11 12 13 14 15 16 17 18 19	37 38 39 40 41 42 43 44 45	Outputs to the SCSI data bus. The MSB is SDBO7; the LSB is SDBO0. SDBOP is an odd parity bit. An open-collector bus driver is used to connect the SCSI bus. (Note: For the SDBI and SDBO pin groupings, only one pin is used for output and the other pins are used for input during arbitration. During selection, reselection, and normal data transfers, all pins are used for outputs. Typical system connections are shown in the Pin Assignments and Interface Diagram).
RSTO,RSTI	20,21	46,47	RSTI is a reset input from other SCSI devices; RSTO is a reset output to other SCSI devices. Both signals are active high and can be masked.
SELO,SELI	22,23	48,49	SELO is an output that corresponds to the INITIATOR or TARGET device; SELI inputs the response to the SPC during the selection or reselection phase. Both signals are active high.
BSYO,BSYI	24,25	50,51	BSYO indicates the SCSI bus is in the output mode of operation, whereas, BSYI indicates the bus is operating in the input mode. One or the other of these signals is active high during arbitration and in the "connected status" mode of operation.
I/O	26	52	During the data transfer phase, the I/O signal indicates the transfer direction. When I/O is high, data is transferred from the TARGET to the INITIATOR. When I/O is low, data is transferred from the INITIATOR to the TARGET.
C/D	27	53	During the data transfer phase, the C/D signal is set high during the command-, status-, and message-phases of operation.
MSG	28	54	In the data transfer phase, the MSG signal is set high only during the message phase.

Continued on following page

AC CHARACTERISTICS (Continued)

DPO (Data Parity Output)						
Parameter	Designator	Test Conditions	Values			Unit
			Min.	Typ.	Max.	
DPO Valid Time (from D7-D0 to DPO (Valid))	t_{DPVD}	$CL = 30 \text{ pF}$			60	ns

DPO Output Timing

AC CHARACTERISTICS (Continued)

SPC has internal registers consisting of 17 bytes that are accessible from an external circuit. These internal registers are used for controlling SPC internal operation and indicating SPC processing status/result status. A unique address is assigned to each internal register, and a particular register is identified by address bits A3 to A0. The following table shows internal register addressing:

Table 1. Internal Register Addressing

Register	Mnemonic	Operation	Chip Select (CS)	Address Bits			
				A3	A2	A1	A0
Bus Device ID	BDID	R	0	0	0	0	0
		W					
SPC Control	SCTL	R	0	0	0	0	1
		W					
Command	SCMD	R	0	0	0	1	0
		W					
Open	—	—	0	0	0	1	1
Interrupt Sense	INTS	R	0	0	1	0	0
Reset Interrupt		W					
Phase Sense	PSNS	R	0	0	1	0	1
SPC Diagnostic Control	SDGC	W					
SPC Status	SSTS	R	0	0	1	1	0
—	—	W					
SPC Error Status	SERR	R	0	0	1	1	1
—	—	W					
Phase Control	PCTL	R W	0	1	0	0	0
Modified Byte Counter	MBC	R	0	1	0	0	1
—	—	W					

Continued on following page

Table 1. Internal Register Addressing

Register	Mnemonic	Operation	Chip Select (CS)	Address Bits			
				A3	A2	A1	A0
Data Register	DREG	R	0	1	0	1	0
		W					
Temporary Register	TEMP	R	0	1	0	1	1
		W					
Transfer Counter High	TCH	R	0	1	1	0	0
		W					
Transfer Counter Middle	TCM	R W	0	1	1	0	1
Transfer Counter Low	TCL	R	0	1	1	1	0
		W					

BIT ASSIGNMENTS

The following table shows the bit assignments to each internal register. When accessing an internal register (in read/write), remember the following:

- (1) The internal register block includes the read-only/write-only register and those having different meanings in read and write operations.
- (2) A write command to a read-only register is ignored.
- (3) If the write-only register is read out, the data and parity bit are undefined.
- (4) At bit positions indicating “_” for a write in Table 3.2.2, either 1 or 0, or may be written.

Table 2. Bit Assignments for Internal Registers

HEX Address	Register and Mnemonic	R/W Operation	7 (MSb)	6	5	4	3	2	1	0 (LSb)	Parity
0	Bus Device ID (BDID)	R	#7	#6	#5	#4	#3	#2	#1	#0	0
		W								SCSI Bus Device ID ID4 ID2 ID1	—
1	SPC Control (SCTL)	R	Reset & Dis-able	Con-trol Reset	Diag Mode	ARBIT Enable	Parity Enable	Select Enable	Re-select Enable	INT Enable	P
		W			Command Code	RST Out	Inter-cpt Xfer	PRG Xfer	0	Term Mode	—
2	Command (SCMD)	R									P
		W									—
4	Interrupt Sense (INTS)	R	Selec-ted	Resel ected	Discon-nect	Com-mand Com-plete	Service Re-quired	Time Out	SPC Hard Error	Reset Condi-tion	P
		W					Reset Interrupt				—
5	Phase Sense (PSNS)	R	REQ	ACK	ATN	SEL	BSY	MSG	C/D	I/O	P
	SPC Diag Control (SDGC)	W	Diag. REQ	Diag. ACK	XFER Enable		Diag. BSY	Diag. MSG	Diag. C/D	Diag. I/O	—
6	SPC Status (SSTS)	R	Connected INIT	TARG	SPC BSY	XFER In Pro-gress	SCSI RST	TC=0	DREG Status Full	DREG Status Empty	P
		W				—					—

Continued on following page

Table 2. Bit Assignments For Internal Registers

HEX Address	Register and Mnemonic	R/W Operation	7 (MSb)	6	5	4	3	2	1	0 (LSb)	Parity
7	SPC Error Status (SERR)	R	Data Error								
			SCSI	SPC	XFER Out	0	TC Parity Error	0	Short XFER Period	0	P
8	Phase Control (PCTL)	R	Bus Free						Transfer Phase		
		W	Interrupt Enable			0			MSG Out	C/D Out	I/O Out
9	Modified Byte Counter (MBC)	R		0			Bit 3	Bit 2	Bit 1	Bit 0	P
		W		—						—	P
A	Data Register (DREG)	R	Internal Data Register (8 Byte FIFO)								
		W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	P
B	Temporary Register (TEMP)	R	Temporary Data (Input: From SCSI)								
		W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	P
C	Transfer Counter High (TCH)	R	Transfer Counter High (MSB)								
		W	Bit 23	Bit 22	Bit 21	Bit 20	Bit 19	Bit 18	Bit 17	Bit 16	P
D	Transfer Counter Mid (TCM)	R	Transfer Counter Middle (2nd Byte)								
		W	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	P
E	Transfer Counter LOW (TCL)	R	Transfer Counter Low (LSB)								
		W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	P

DC CHARACTERISTICS

(Recommended operating conditions unless otherwise specified)

Parameter	Designator	Conditions	Values			Unit
			Min.	Typ.	Max.	
Input High Voltage	V_{IH}		2.2			V
Input Low Voltage	V_{IL}				0.8	V
Output High Voltage	V_{OH}	$I_{OH} = -0.4 \text{ mA}$	4.0			V
Output Low Voltage	V_{OL}	$I_{OL} = +3.2 \text{ mA}$			0.4	V
Input Leakage Current	I_{IL}	$V_{IN} = 0 \text{ V to } 5.25 \text{ V}$	-10		20	μA
Output Leakage Current	I_{IZ}	$V_{IN} = 0 \text{ V to } 5.25 \text{ V}$	-40		40	μA
Active Supply Current	I_{CC}	$f_C = 8 \text{ MHz}$, All outputs open			10	mA
Standby Supply Current	I_{CS}	$f_C = 8 \text{ MHz}$, All outputs open, inputs fixed, RST active			40	μA

AC CHARACTERISTICS


(Recommended operating conditions unless otherwise noted)

CPU/DMAC Interface

($V_{CC} = 5 V \pm 10\%$, $V_{SS} = 0 V$, $T_A = 0$ to $70^\circ C$)


CLK Input		Designator	Values			Unit	
Parameter			Min.	Typ.	Max.		
CLK Cycle Time	t_{CLF}		125		200	ns	
CLK High Time	t_{CHCL}		44			ns	
CLK Low Time	t_{CLCH}		44			ns	
CLK Rise Time	t_r				10	ns	
CLK Fall Time	t_f				10	ns	

CLK Input Timing




AC CHARACTERISTICS (Continued)

RST Input					
Parameter	Designator	Values			Unit
		Min.	Typ.	Max.	
RST Pulse Width	t_{RSTW}	100			ns

RST Input Timing

AC CHARACTERISTICS (Continued)


Register Read						
Parameter	Designator	Test Conditions	Values			Unit
			Min.	Typ.	Max.	
Address Setup Time	t_{ARS}		40			ns
Address Hold Time	t_{ARH}		10			ns
CS Setup Time	t_{CRS}		25			ns
CS Hold Time	t_{CRH}		10			ns
Data Valid Time (from RD Low)	t_{RLD}	$CL = 80 \text{ pF}$			90	ns
Data Hold Time (from RD High)	t_{RHD}	$CL = 20 \text{ pF}$	10		60	ns
RD Pulse Width	t_{RD}		120			ns



AC CHARACTERISTICS (Continued)

Register Write						
Parameter	Designator	Test Conditions	Values			Unit
			Min.	Typ.	Max.	
Address Setup Time	t _{AWS}		40			ns
Address Hold Time	t _{AWH}		10			ns
CS Setup Time	t _{CWS}		25			ns
CS Hold Time	t _{CWH}		10			ns
Data Valid Time (from WR Low)	t _{DWS}		30			ns
Data Hold Time (from WR High)	t _{DWH}		20			ns
WR Pulse Width	t _{WR}		100			ns


Register Write Timing



AC CHARACTERISTICS (Continued)

DPO (Data Parity Output)						Unit	
Parameter	Designator	Test Conditions	Values				
			Min.	Typ.	Max.		
DPO Valid Time (from D7-D0 to DPO (Valid))	t_{DPVD}	CL = 30 pF			60	ns	


DPO Output Timing



AC CHARACTERISTICS (Continued)

INTR (Interrupt Request) Output						
Parameter	Designator	Test Conditions	Values			Unit
			Min.	Typ.	Max.	
WR Service Time (from INTR High to WR High)	t_{IRWL}		0			ns
INTR Release Time (from WR High to INTER Low)	t_{WHIR}	$CL = 10\text{pf}$	t_{CLF}		$2t_{CLF} + 100$	ns
INTR Reset Cycle Time ¹	t_{WRCY}		$4t_{CLF}$			ns


Note: 1 Applicable only when interrupt reset is executed.



AC CHARACTERISTICS (Continued)


DMA Access						
Parameter	Designator	Test Conditions	Values			Unit
			Min.	Typ.	Max.	
DACK Service Time (from DREQ High to DACK Low)	t_{DHAL}		0			ns
WR ¹ and RD Service Time (from DACK Low to WR or RD Low)	t_{ARWL}		40			ns
DREQ Release Time (from WR ¹ or RD Low to DREQ Low)	t_{RWDL}	CL = 30 pF	35		150	ns
DACK Hold Time (from WR ¹ or RD High to DACK High)	t_{RWAH}		10			ns
DREQ Interval (from DREQ Low to DREQ High)	t_{DLDH}		0			ns
DREQ Access Cycle Time (1)	t_{RWCY}		$2t_{CLF}$			ns
DREQ Access Cycle Time (2)	t_{DMCY}		$3t_{CLF}$			ns

Note: 1 The WR parameter is applicable when data buffer register will be full; the RD parameter is applicable when the data buffer register will be empty.




AC CHARACTERISTICS (Continued)

Parameter	Designator	Test Conditions	Values			Unit
			Min.	Typ.	Max.	
RD Service Time (From INTR High to RD Low)	t_{IHRL}		0			ns
INTR Release Time (From RD High to INTR Low)	t_{RHIL}	CL = 20pF	35		150	ns
INTR Recovery Time (From INTR Low to INTR High)	t_{ILIH}		0			ns
RD Recovery Time (From RD High to RD Low)	t_{RHRL}		50			ns



AC CHARACTERISTICS (Continued)

DREG Access – Program Transfer with INTR (Output Operation)						
Parameter	Designator	Test Conditions	Values			Unit
			Min.	Typ.	Max.	
WR Service Time (from INTR High to WR Low)	t_{IHWL}		0			ns
INTR Release Time (from WR Low to INTR Low)	t_{WLIL}	$CL = 20\text{pF}$	35		150	ns
INTR Recovery Time (from INTR Low to INTR High)	t_{ILIH}		0			ns
WR Cycle Time	t_{WRCY}		$2t_{CLF}$			ns




AC CHARACTERISTICS (Continued)


INIT/TARG and INPUT1/INPUT2 Output						
Parameter	Designator	Test Conditions	Values			Unit
			Min.	Typ.	Max.	
INPUT2 Valid Time (From INIT High to INPUT2 Low)	t_{IH2L}	CL = 30pF	0		20	ns
INPUT2 Invalid Time (From INIT Low to INPUT2 High)	t_{IL2H}	CL = 30pF	-20		20	ns
INPUT1 Valid Time (From TARG High to INPUT1 Low)	t_{TH1L}	CL = 40pF	0		20	ns
INPUT1 Invalid Time (From TARG Low to INPUT1 High)	t_{TL1H}	CL = 40pF	-20		20	ns

AC CHARACTERISTICS (Continued)**INIT/TARG and INPUT1/INPUT2 Output Timing**

INIT and INPUT2 Output Timing:



TARG and INPUT1 Output Timing:



AC CHARACTERISTICS (Continued)


SCSI Bus Interface – Selection Phase Timing

Initiator with Arbitration						
Parameter	Designator	Test Conditions	Values			Unit
			Min.	Typ.	Max.	
Bus Free Time ²	t _{BFR}		4t _{CLF} +50			ns
From BSYI Low to BSYO High	t _{BFBO}	CL = 10pF	(6 + n) x t _{CLF} ¹		(7 + n) x t _{CLF} +60	ns
From BSYO High to Device ID Out	t _{BHID}	CL = 30pF	0		60	ns
From BSYO High to Prioritize	t _{ARB}		32t _{CLF} -60			ns
From Data Bus Valid to Prioritize	t _{AIDV}		100			ns
From Bus Usage Permission Granted SELO High	t _{AWSO}	CL = 10pF	0		50	ns
From SELO High to SELECT ID Output	t _{SOID}	CL = 30pF	11t _{CLF} -30			ns
From SELO High to INIT High	t _{SOIT}	CL = 10pF	11t _{CLF}			ns
From INIT High to ANT High	t _{ITAT}	CL = 10pF	0		60	ns
From SELECT ID Output to BSYO Low	t _{IDBL}	CL = 10pF	2t _{CLF} -80			ns
From BSYO Low to BSYI Low	t _{BOBI}	CL = 10pF	0			ns
From BSYI High to BSYO Low	t _{BISO}	CL = 10pF	2t _{CLF}		3t _{CLF} +60	ns
From BSYI High to SELO Low	t _{BIDH}	CL = 10pF	2t _{CLF}			ns
From SELO Low to INTR High	t _{SCIR}	CL = 30pF			60	ns
From SELI High to BSYO Low, ID Bit Low	t _{SBCR}	CL = 30pF (BSYO) CL = 30pF (SDBO0-SDBO7, SDBOP)			3t _{CLF} +100	ns
From Priority Judge to BSYO and ID Bit Low	t _{PBCR}	CL = 30pF (BSYO) CL = 30pF (SDBO0-SDBO7, SDBOP)			80	ns

Notes: 1 n = value of TCL register.

2 The bus free time is the minimum time interval until the booked select command is executed.

AC CHARACTERISTICS (Continued)




AC CHARACTERISTICS (Continued)

Initiator Without Arbitration						
Parameter	Designator	Test Conditions	Values (Note)			Unit
			Min.	Typ.	Max.	
From BSYI Low to SELECT ID Output	t _{F RID}	CL = 30pF	(6 + n) ¹ x t _{CLF}		(7 + n) x t _{CLF+60}	ns
From ID Output to SEL0 High	t _{IDSO}	CL = 10pF	11t _{CLF-80}			ns
From ID Output to INIT High	t _{IDIT}	CL = 10pF	11t _{CLF-80}			ns
From INIT High to ATN High	t _{ITAA}	CL = 10pF	0		60	ns
From BSYI High to SEL0 Low	t _{B ISO}	CL = 10pF	2t _{CLF}			ns
From BSYI High to SELECT ID Hold	t _{BIDH}			2t _{CLF}		ns
From SEL0 Low to INTR High	t _{SCIR}	CL = 30pF			60	ns

Note: 1 n = value of TCL register.


AC CHARACTERISTICS (Continued)



AC CHARACTERISTICS (Continued)

Target With Arbitration						
Parameter	Designator	Test Conditions	Values			Unit
			Min.	Typ.	Max.	
From SELI High to BSYI Low	t_{SIBI}		0			ns
From Data Bus (ID) Valid to BSYI Low	t_{IDBI}		0			ns
From I/O Low to BSYI Low	t_{IIBI}		0			ns
From BSYI to BSYO High	t_{BIBO}	CL = 30pF	$4t_{CLF}$		$5t_{CLF}+60$	ns
From BSYO High to ID Hold	t_{BOID}		60			ns
From BSYO High to SELI Low	t_{BOSI}		0			ns
From SELI Low to TARG High	t_{SLTG}	CL = 30pF	$3t_{CLF}$		$4t_{CLF}+80$	ns
From TARG High to Phase Signal Output	t_{TGPH}	CL = 10pF	0		50	ns
From I/O High to Data Bus Enable	t_{IODE}	CL = 10pF	$7t_{CLF}$			ns
From SELI Low to INTR High	t_{SLIR}	CL = 30pF			$3t_{CLF}+80$	ns


AC CHARACTERISTICS (Continued)



AC CHARACTERISTICS (Continued)

Target Without Arbitration						
Parameter	Designator	Test Conditions	Values			Unit
			Min.	Typ.	Max.	
From Data Bus (ID) Valid to SELI High	t_{IDS1}		0			ns
From I/O Low to SELI High	t_{IIS1}		0			ns
From SELI High to BSYO High	t_{SLBO}	$CL = 30pF$	$2t_{CLF}$		$3t_{CLF}+50$	ns
From BSYO High to ID Hold	t_{BOID}		60			ns
From BSYO High to SELI Low	t_{BOS1}		0			ns
From SELI Low to TARG High	t_{SLTG}	$CL = 30pF$	$3t_{CLF}$		$4t_{CLF}+80$	ns
From TARG High to Phase Signal Output	t_{TGPH}	$CL = 10pF$	0		50	ns
From I/O High to Data Bus Enable	t_{IODE}	$CL = 10pF$	$7t_{CLF}$			ns
From SELI Low to INTR High	t_{SLIR}	$CL = 30pF$			$3t_{CLF}+80$	ns

AC CHARACTERISTICS (Continued)



AC CHARACTERISTICS (Continued)


SCSI Bus Interface – Reselection Phase Timing

Target		Designator	Test Conditions	Values			Unit
Parameter				Min.	Typ.	Max.	
Bus Free time ²	t _{BFR}						ns
From BSYI Low to BSYO High	t _{BFBO}		CL = 10pF	(6 + n) ¹ x t _{CLF}		(7 + n) x t _{CLF+60}	ns
From BSYO High to Device ID Out	t _{BHID}		CL = 30pF	0		60	ns
From BSYO High to Prioritize	t _{ARB}			32t _{CLF} -60			ns
From Data Bus Valid to Prioritize	t _{AIDV}			100			ns
From Bus Usage Permission Granted to SELO High	t _{AWSO}		CL = 10pF	0		50	ns
From SELO High to RESELECT ID Output	t _{SOID}		CL = 30pF	11t _{CLF} -30			ns
From SELO High to TARG High	t _{SO TG}		CL = 10pF	11t _{CLF} -50			ns
From TARG High to Phase Signal Output	t _{TGPH}		CL = 30pF	0		50	ns
From I/O High to BSYO Low	t _{IOBL}		CL = 10pF	2t _{CLF} -80			ns
From RESELECT ID Output to BSYO Low	t _{IDBL}		CL = 10pF	2t _{CLF} -80			ns
From BSYO Low to BSYI Low	t _{BOBI}		CL = 10pF	0		t _{CLF}	ns
From BSYI High to SELO Low	t _{BISO}		CL = 10pF	3t _{CLF}			ns
From BSYI High to RESELECT ID Hold	t _{BIDH}		CL = 10pF	2t _{CLF}			ns
From SELO Low to INTR High	t _{SCIR}		CL = 30pF			80	ns
From SELI High to BSYO and ID Bit Low	t _{SBCR}		CL = 30pF (BSYO) CL = 30pF (SDBO0-SDBO7 SDBOP)			3t _{CLF} +80	ns
From Prioritize to BSYO and ID Bit Low	t _{PBCR}		CL = 30pF (BSYO) CL = 30pF (SDBO0-SDBO7, SDBOP)			60	ns
From BSYI High to BSYI High	t _{BIBO}		CL = 10pF	2t _{CLF} +20		3t _{CLF} +60	ns

Notes: ¹n = value of TCL register.

²The bus free time is the minimum time interval until the booked select command is executed.


AC CHARACTERISTICS (Continued)



AC CHARACTERISTICS (Continued)

Initiator						
Parameter	Designator	Test Conditions	Values			Unit
			Min.	Typ.	Max.	
From SELI High to BSYI Low	t_{SIBI}		0			ns
From Data Bus (ID) Valid to BSYI Low	t_{IDBI}		0			ns
From I/O High to BSYI Low	t_{IIBI}		0			ns
From BSYI Low to BSYO High	t_{SLBO}	CL = 30pF	$4t_{CLF}$		$5t_{CLF+60}$	ns
From BSYO High to ID Hold	t_{BOID}		60			ns
From BSYO High to SELI Low	t_{BOSI}		0			ns
From SELI Low to BSYO Low	t_{SIBO}	CL = 30pF	$2t_{CLF}$		$3t_{CLF+60}$	ns
From SELI Low to I/O Hold	t_{SIIH}		100			ns
From SELI Low to INTR High	t_{SLIR}	CL = 30pF			$3t_{CLF+80}$	ns
From SELI Low to INIT High	t_{SLIT}	CL = 30pF	$3t_{CLF+30}$		$4t_{CLF+80}$	ns
From INIT High to Data Bus Enable when I/O is Low	t_{ITDE}	CL = 10pF			50	ns

AC CHARACTERISTICS (Continued)



AC CHARACTERISTICS (Continued)

SCSI Bus Interface – Transfer Phase Timing


Asynchronous Transfer Output (Initiator)						
Parameter	Designator	Test Conditions	Values			Unit
			Min.	Typ.	Max.	
From I/O Low to Data Bus Enable	t_{IIDE}	CL = 10pF	10			ns
From Phase Specify to REQ High	t_{PHRQ}		100			ns
From ACK Low to Phase Change	t_{ALPH}^1	CL = 10pF	10			ns
From REQ High to ATN Low	t_{RATL}^2	CL = 10pF	$2t_{CLF}$			ns
From ATN Low to ACK High	t_{ATLA}^2	CL = 10pF	$t_{CLF}-20$			ns
From Data Bus Valid to ACK High	t_{DVAK}	CL = 10pF	$2t_{CLF}-80$			ns
From REQ Low to Data Bus Hold	t_{RLDV}	CL = 10pF	15			ns
From REQ High to ACK High	t_{RHAK}	CL = 10pF	20			ns
From ACK High to REQ Low	t_{AHRL}		0			ns
From REQ Low to ACK Low	t_{RLAI}	CL = 10pF	10			ns
From ACK Low to REQ High	t_{ALRH}		10			ns
From REQ Low to ACK High	t_{RLNA}	CL = 10pF	$2t_{CLF}$			ns
From REQ High to Phase Change	t_{RHPH}^1		$3t_{CLF}$			ns

Notes: 1 Phase change must satisfy both t_{ALPH} and t_{RHPH} specifications.

2 This specification is applicable only when the last byte of the message transfer phase is transferred using the hardware transfer mode.


AC CHARACTERISTICS (Continued)

Asynchronous Transfer Output (Initiator) Timing



AC CHARACTERISTICS (Continued)

Asynchronous Transfer Output (Target)						
Parameter	Designator	Test Conditions	Values			Unit
			Min.	Typ.	Max.	
From I/O High to Data Bus Enable	t_{IODE}	$CL = 10\text{pF}$	$7t_{CLF}$			ns
From Data Bus Valid to REQ High	t_{DVPO}	$CL = 10\text{pF}$	$2t_{CLF}-80$			ns
From ACK High to Data Bus Hold	t_{AKDV}	$CL = 10\text{pF}$	15			ns
From REQ High to ACK High	t_{RHAH}		20			ns
From ACK High to REQ Low	t_{AHRL}	$CL = 30\text{pF}$	10		100	ns
From REQ Low to ACK Low	t_{RLAL}		0			ns
From ACK Low to REQ High	t_{ALRH}	$CL = 10\text{pF}$	10			ns
From ACK High to REQ High	t_{AHRH}	$CL = 10\text{pF}$	$2t_{CLF}$			ns

AC CHARACTERISTICS (Continued)

AC CHARACTERISTICS (Continued)


Asynchronous Transfer Input (Initiator)						
Parameter	Designator	Test Conditions	Values			Unit
			Min.	Typ.	Max.	
From I/O High to Data Bus Disable	t_{IIDD}	$CL = 30\text{pF}$			60	ns
From Phase Specify to REQ High	t_{PHRQ}		100			ns
From ACK Low to Phase Change	t_{ALPH}^1		10			ns
From Data Bus Valid to REQ High	t_{DVRQ}		10			ns
From ACK High to Data Bus Hold	t_{AKDV}		15			ns
From REQ High to ACK High	t_{RHAH}	$CL = 10\text{pF}$	20			ns
From ACK High to REQ Low	t_{AHRL}		0			ns
From REQ Low to ACK Low	t_{RLAL}	$CL = 10\text{pF}$	20			ns
From ACK Low to REQ High	t_{ALRH}		10			ns
From REQ Low to ACK High	t_{RLNA}	$CL = 10\text{pF}$	t_{CLF}			ns
From ATN High to ACK Low	t_{ATAL}^2	$CL = 10\text{pF}$	$t_{CLF}-20$			ns
From REQ High to Phase Change	t_{RHPH}^1		$3t_{CLF}$			ns

Notes: 1 Phase change must satisfy both t_{ALPH} and t_{RHPH} specifications.

2 Based on this timing parameter, the ATN signal is transferred only when parity check function is enabled and a parity error is detected on the input data.


AC CHARACTERISTICS (Continued)

Asynchronous Transfer Input (Initiator) Timing




AC CHARACTERISTICS (Continued)

Asynchronous Transfer Input (Target)						
Parameter	Designator	Test Conditions	Values			Unit
			Min.	Typ.	Max.	
From I/O Low to Data Bus Disable	t_{IODD}	$CL = 30\text{pF}$			30	ns
From Data Bus Valid to ACK High	t_{DVAK}			10		ns
From REQ Low to Data Bus Hold	t_{RLDV}	$CL = 10\text{pF}$	15			ns
From REQ High to ACK High	t_{RHAH}			20		ns
From ACK High to REQ Low	t_{AHRL}	$CL = 30\text{pF}$	10		100	ns
From REQ Low to ACK Low	t_{RLAL}		0			ns
From ACK Low to REQ High	t_{ALRH}	$CL = 10\text{pF}$	10			ns
From ACK High to REQ High	t_{AHRH}	$CL = 10\text{pF}$	$2t_{CLF}$			ns

AC CHARACTERISTICS (Continued)

AC CHARACTERISTICS (Continued)


Transfer Phase Change (Target)						Unit	
Parameter	Designator	Test Conditions	Values				
			Min.	Typ.	Max.		
From WR High to MSG, C/D, I/O	t _{PHCH}	CL = 30pF	10		100	ns	



AC CHARACTERISTICS (Continued)

Manual Transfer (Note) ¹						
Parameter	Designator	Test Conditions	Values			Unit
			Min.	Typ.	Max.	
From WR High to Data Bus Valid for TEMP Register	t_{WTDV}	$CL = 30\text{pF}$			100	ns
From WR High to REQ High, ACK High for SET ACK/REQ Command	t_{STRA}	$CL = 30\text{pF}$	$2t_{CLF}$		$3t_{CLF}+60$	ns
From WR High to REQ Low, ACK Low for RESET ACK/REQ Com- mand	t_{RTRA}	$CL = 30\text{pF}$	$2t_{CLF}$		$3t_{CLF}+60$	ns


Note: 1 Timing sequences not shown are the same as those for asynchronous transfers.



AC CHARACTERISTICS (Continued)

SCSI Bus Interface – Attention Condition


Initiator						
Parameter	Designator	Test Conditions	Values			Unit
			Min.	Typ.	Max.	
From WR high to ATN High, ATN Low for SET/RESET ATN Command	t _{ATNO}	CL = 30pF	2t _{CLF}		3t _{CLF} +60	ns



AC CHARACTERISTICS (Continued)


SCSI Bus Interface – Bus Free

Initiator (Disconnected)						
Parameter	Designator	Test Conditions	Values			Unit
			Min.	Typ.	Max.	
From BSYI Low to INIT Low	t_{BLIT}	$CL = 30\text{pF}$			$5t_{CLF}+60$	ns
From INIT Low to Bus Clear	t_{ITCR}	$CL = 30\text{pF}$			80	ns
From BSYI Low to INTR High	t_{BLIR}	$CL = 30\text{pF}$			$6t_{CLF}+80$	ns




AC CHARACTERISTICS (Continued)

Target (Bus Release Command)						
Parameter	Designator	Test Conditions	Values			Unit
			Min.	Typ.	Max.	
From WR High (SCMD Register) to BSYO Low	t_{WRGL}	CL = 30pF			$3t_{CLF}+60$	ns
From WR High (SCMD Register) to TARG Low	t_{WRGL}	CL = 40pF			$3t_{CLF}+60$	ns
From TARG Low to Bus Clear	t_{TGCR}	CL = 30pF			80	ns



AC CHARACTERISTICS (Continued)


Parameter	Designator	Test Conditions	Values			Unit
			Min.	Typ.	Max.	
From WR High (INTS Register) to SELO low	t_{WSL}	$CL = 30\text{pF}$			$3t_{CLF}+60$	ns
From WR High (INTS Register) to Data Bus Disable	t_{WDBL}	$CL = 30\text{pF}$			$3t_{CLF}+100$	ns
From WR High (INTS Register) to TARG Low or INIT Low	t_{WTIL}	$CL = 40\text{pF}$			$3t_{CLF}+60$	ns
From TARG Low to I/O High-Z	t_{TGIO}	$CL = 30\text{pF}$			50	ns
From WR High (INTS Register) to Data Bus Disable	t_{WIRL}	$CL = 30\text{pF}$			$3t_{CLF}+60$	ns



AC CHARACTERISTICS (Continued)


SCSI Bus Interface – Reset Condition

RST INPUT				Values			Unit
Parameter	Designator	Test Conditions		Min.	Typ.	Max.	
RSTI Pulse Width	t_{SRIN}			$3t_{CLF}$			ns
Reset Delay	t_{RSID}	$CL = 30\text{pF}$				$4t_{CLF} + 110$	ns



AC CHARACTERISTICS (Continued)

RST Output						
Parameter	Designator	Test Conditions	Values			Unit
			Min.	Typ.	Max.	
From WR High (SCMD Register's Bit 4) to RSTO High	t_{RSTO}	CL = 30pF	10		80	ns
Reset Delay	t_{RSOD}	CL = 30pF			110	ns



AC CHARACTERISTICS (Continued)

AC Test Conditions (Input)

Timing Reference Levels for CPU/DMAC Interface

Logical 1 = 2.4 V_{DC}

Logical 0 = 0.45 V_{DC}

AC Test Conditions (Output)


Timing Reference Levels for SCSI Bus Interface

Logical 1 = 2.4 V_{DC}

Logical 0 = 0.45 V_{DC}

Capacitive Output Loading

Input/Output Pins	Values			Unit
	Min.	Typ.	Max.	
D0 – D7, DP	—	—	80	pF
DPO	10	—	30	pF
INTR	10	—	30	pF
DREQ	10	—	30	pF
TARG, INPUT1	20	—	40	pF
INIT, INPUT2	10	—	30	pF
SDBO0 – SDBO7, SDBOP	10	—	30	pF
RSTO, SEL0, BSY0	10	—	30	pF
MSG, C/D, I/O	10	—	30	pF
REQ, ACK, ANT	10	—	30	pF



**64-LEAD PLASTIC DUAL IN-LINE PACKAGE
(CASE NO.: DIP-64P-M01)**

