

OKI semiconductor

MSM6368

OKI SEMICONDUCTOR GROUP

T-52-13-07

DOT MATRIX 80 DOT COMMON DRIVER

GENERAL DESCRIPTION

The OKI MSM6368GS is a dot matrix LCD's common driver LSI, which is fabricated by low power CMOS silicon gate technology. This LSI consists of an 80-bit bidirectional shift register, 80-bit level shifter and an 80-bit 4-level driver. This LSI has 80 output pads to be connected to the LCD. By connecting more than two MSM6368GS in series, this LSI is applicable to a wide LCD panel.

This LSI can drive a variety of LCD panels because the bias voltage, which determines the LCD driving voltage, can be optionally supplied from an external source.

FEATURES

- Supply voltage : 4.5~5.5V
- LCD driving voltage : 20~40V
- Applicable LCD duty : 1/200~1/480
- LCD output : 80
- Bias voltage can be supplied externally.
- 100 pin Plastic QFP (QFP100-P-1420-K)

■ DOT MATRIX LCD DRIVER · MSM6368 ■ — O K I SEMICONDUCTOR GROUP


PIN CONFIGURATION

T-52-13-07

O ₅₀	O ₄₉	O ₄₈	O ₄₇	O ₄₆	O ₄₅	O ₄₄	O ₄₃	O ₄₂	O ₄₁	O ₄₀	O ₃₉	O ₃₈	O ₃₇	O ₃₆	O ₃₅	O ₃₄	O ₃₃	O ₃₂	O ₃₁	
100	99	98	97	96	95	94	93	92	91	90	89	88	87	86	85	84	83	82	81	
O ₅₁	1																		80	O ₃₀
O ₅₂	2																		79	O ₂₉
O ₅₃	3																		78	O ₂₈
O ₅₄	4																		77	O ₂₇
O ₅₅	5																		76	O ₂₆
O ₅₆	6																		75	O ₂₅
O ₅₇	7																		74	O ₂₄
O ₅₈	8																		73	O ₂₃
O ₅₉	9																		72	O ₂₂
O ₆₀	10																		71	O ₂₁
O ₆₁	11																		70	O ₂₀
O ₆₂	12																		69	O ₁₉
O ₆₃	13																		68	O ₁₈
O ₆₄	14																		67	O ₁₇
O ₆₅	15																		66	O ₁₆
O ₆₆	16																		65	O ₁₅
O ₆₇	17																		64	O ₁₄
O ₆₈	18																		63	O ₁₃
O ₆₉	19																		62	O ₁₂
O ₇₀	20																		61	O ₁₁
O ₇₁	21																		60	O ₁₀
O ₇₂	22																		59	O ₉
O ₇₃	23																		58	O ₈
O ₇₄	24																		57	O ₇
O ₇₅	25																		56	O ₆
O ₇₆	26																		55	O ₅
O ₇₇	27																		54	O ₄
O ₇₈	28																		53	O ₃
O ₇₉	29																		52	O ₂
O ₈₀	30																		51	O ₁
31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	
NC	I ₀₈₀	NC	V _{EE}	V _S	V _Z	V ₋	NC	DISP OFF	V _{DD}	SHL	V _{SS}	NC	DF	NC	C	NC	J ₅	NC	NC	

FUNCTIONAL BLOCK DIAGRAM

T-52-13-07




TRUTH TABLE

DF	LATCH DATA	DISP OFF	DRIVER OUT ($O_1 \sim O_{80}$)
L	L	H	V_2
L	H	H	V_{EE}
H	L	H	V_5
H	H	H	V_1
X	X	L	V_1

ABSOLUTE MAXIMUM RATINGS


T-52-13-07

Parameter	Symbol	Condition	Ratings	Unit
Supply Voltage (1)	V _{DD}	T _a = 25°C	- 0.3~	V
Supply Voltage (2)	V _{DD} - V _{EE} *1	T _a = 25°C	0~40	V
	V _{DD} - V _{EE} *2	T _a = 25°C	0~42	
Input Voltage	V _I	T _a = 25°C	- 0.3~V _{DD} + 0.3	V
Storage Temperature	T _{stg}	-	- 55~ + 150	°C

*1 V₁>V₂>V₅>V_{EE}, V₁≤V_{DD}*2 In case of connecting Resistor
(RS≥47Ω) at V_{EE} PIN

OPERATING RANGE

Parameter	Symbol	Condition	Ratings	Unit
Supply Voltage (1)	V _{DD}	-	4.5~5.5	V
Supply Voltage (2)	V _{DD} - V _{EE} *1	-	20~38	V
	V _{DD} - V _{EE} *2	-	20~40	
Operating Temperature	T _{op}	-	- 20~ + 75	°C

*1 V₁>V₂>V₅>V_{EE}, V₁≤V_{DD}*2 In case of connecting Resistor (RS≥47Ω) at V_{EE} PIN

DC CHARACTERISTICS

T-52-13-07

(V_{DD} = 5V ± 10% Ta = -20~+75°C)

Parameter	Symbol	Condition	MIN	TYP	MAX	Unit
"H" Input Voltage	V _{IH} *1	-	0.8V _{DD}	-	-	V
"L" Input Voltage	V _{IL} *1	-	-	-	0.2V _{DD}	V
"H" Input Current	I _{IH} *1	V _{IH} = V _{DD} V _{DD} = 5.5V	-	-	1	µA
"L" Input Current	I _{IL} *1	V _{IL} = 0V V _{DD} = 5.5V	-	-	-1	µA
"H" Output	V _{OH} *2	I _O = -0.4 mA V _{DD} = 4.5V	V _{DD} - 0.4	-	-	V
"L" Output Voltage	V _{OL} *2	I _O = 0.4 mA V _{DD} = 4.5V	-	-	0.4	V
ON Resistance	R _{ON} *4	V _{DD} - V _{EE} = 35V IV _N - V _{OL} = 0.25V	V _{DD} = 4.5V *3	-	0.5	kΩ
Power Consumption Current	I _{DD}	CP = 28KHz V _{DD} - V _{EE} = 35V	V _{DD} = 5.5V No Load	-	100	µA
Input Capacitance	C _I	f = 1MHz	-	5	-	pF


*1 Applicable to CP, I₀₁, I₀₈₀, SHL, DF, DISP OFF terminals.*2 Applicable to I₀₁, I₀₈₀ terminals.*3 V_N = V_{DD} ~ V_{EE}, V₂ = $\frac{1}{21}$ (V_{DD} - V_{EE}), V₅ = $\frac{20}{21}$ (V_{DD} - V_{EE}), V_{DD} = V₁*4 Applicable to O₁ ~ O₈₀ terminals.

AC CHARACTERISTICS

(V_{DD} = 5V ± 10% Ta = -20~+75°C CL = 15pF)

Parameter	Symbol	Condition	MIN	TYP	MAX	Unit
"H", "L" propagation delay time	t _{PLH} t _{PHL}	-	-	-	250	ns
Maximum clock frequency	f _{CP}	-	1	-	-	MHz
CP pulse width	t _W (CP)	-	63	-	-	ns
Data set up time I ₀₁ (I ₀₈₀) → CP	t _{setup}	-	100	-	-	ns
Data hold time I ₀₁ (I ₀₈₀) → CP	t _{hold}	-	100	-	-	ns
CP rising/falling time	t _r (CP) t _f (CP)	-	-	-	50	ns

■ DOT MATRIX LCD DRIVER · MSM6368 ■ O · K · I SEMICONDUCTOR GROUP



PIN DESCRIPTION

• **Io1, Io80, SHL**

These are I/O pins of the 80-bit bidirectional shift register. The shift direction can be selected by the SHL pin. Table 1 gives functions of Io1, Io80, and SHL.

Table 1

SHLa	Shift direction	Io1/Io80	Input, output	Function
L	O ₁ →O ₈₀	Io ₁	Input	This is a scan data input pin of the shift register, which inputs data in synchronization with a clock pulse. See Note 1.
		Io ₈₀	Output	This is an output pin of the shift register, which outputs data in synchronization with a clock pulse behind the number of bits (80) of the scan data, which is input from the Io ₁ pin. For cascade connection, see the application note.
H	O ₈₀ →O ₁	Io ₈₀	Input	This is a scan data input pin of the shift register, which inputs data in synchronization with a clock pulse. See Note 1.
		Io ₁	Output	This is an output pin of the shift register, which outputs data in synchronization with a clock pulse behind the number of bits (80) of the scan data, which is input from the Io ₈₀ pin. For cascade connection, see the application note.

OKI SEMICONDUCTOR GROUP ■■■ DOT MATRIX LCD DRIVER · MSM6368 ■■■

Note 1: Table 2 gives the relation between scan data (I_{O1} , I_{O80}) and liquid crystal drive output (O_1 to O_{80}).

T-52-13-07

Table 2

I_{O1} , I_{O80}	Liquid crystal drive output
"H"	Selection level (V_1 , V_{EE})
"L"	Non-Selection level (V_2 , V_5)

DESCRIPTION OF PINS

● CP

Scan data is shifted at the trailing edge of a clock pulse of the 80-bit bidirectional shift register.

● DF

This is an input pin for a liquid crystal drive waveform AC synchronization signal, which generally inputs a frame inversion signal.

● V_{DD} , V_{SS}

These are power pins of this IC. The V_{DD} pin is generally set to 4.5 to 5.5V. V_{SS} is a grounding pin, which is generally set to 0V.

● DISP OFF

These are input pins to control the output pins O_1 to O_{80} . During low signal input, signals on the V_1 level are output from the output pins O_1 to O_{80} . See the truth table.

● V_1 , V_2 , V_5 , V_{EE}

These are liquid crystal drive bias voltage pins. Bias voltages by resistance division are generally used. Fig. 1 shows an example of supply of liquid crystal drive bias voltages by resistance division. The V_1 pin may be separated from the V_{DD} pin.

Note when turning power on and off

The liquid crystal drive on this IC chip requires a high voltage. When a high voltage is applied to it with the logic power supply floated, an overcurrent flows. This may damage the IC chip. Be sure to carry out the following power-on and power-off sequences:

When turning power on:

First V_{DD} ON, next V_{EE} , V_5 , V_2 , V_1 ON. Or both at the same time.

When turning power off:

First V_{EE} , V_5 , V_2 , V_1 OFF, next V_{DD} OFF. Or both at the same time.

■ DOT MATRIX LCD DRIVER · MSM6368 ■

T-52-13-07





Fig. 2 shows an example of supply of bias voltages using an operational amplifier. the use of an operational amplifier reduces the bias impedance and the supply current.




- O₁ to O₈₀

These are output pins of the 4-level driver of this IC, which correspond directly to the bits of the shift register. One of the four levels V₁, V₃, V₅, and V_{EE} is selected and output by a combination of the data in shift register and a DF signal. See the truth table. Connect the output pins to the liquid crystal panel on the common side.

OKI SEMICONDUCTOR GROUP ■ DOT MATRIX LCD DRIVER · MSM6368 ■

TIMING CHART (1/400 duty, 1/21 bias)

T-52-13-07



APPLICATION NOTE

