

# μPD42274 Dual-Port Graphics Buffer

#### Description

The  $\mu$ PD42274 is a dual-port graphics buffer equipped with a 256K x 4-bit random access port and a 512 x 4-bit serial read port. The serial read port is connected to an internal 2048-bit data register through a 512 x 4-bit serial read output circuit. The random access port is used by the host CPU to read or write data addressed in any desired order. A write-per-bit capability allows each of the four data bits to be individually selected or masked for a write cycle. Furthermore, a flash write option with write-per-bit control enables data in the color register to be written to a selected row in the random access port.

The  $\mu$ PD42274 features fully asynchronous dual access, except when transferring stored graphics data from a selected row of the storage array to the data register. During a data transfer, the random access port requires a special timing cycle using a transfer clock; the serial read port continues to operate normally. Following the clock transition of a data transfer, serial output data changes from an old line to a new line and the starting location on the new line is addressable in the data transfer cycle.

An advanced CMOS silicon-gate process using polycide technology and trench capacitors provides high storage cell density, high performance, and high reliability.

Refreshing is accomplished by means of RAS-only refresh cycles or by normal read or write cycles on the 512 address combinations of A<sub>0</sub> through A<sub>8</sub> during an 8-ms period. Automatic internal refreshing, by means of either hidden refreshing or the CAS before RAS timing and on-chip internal refresh circuitry, is also available. The transfer of a row of data from the storage array to the data register also refreshes that row automatically.

All inputs and outputs, including clocks, are TTL-compatible. All address and data-in signals are latched on-chip to simplify system design. Data-out is unlatched to allow greater system flexibility.

The  $\mu$ PD42274 is available in a 28-pin plastic ZIP or 28-pin plastic SOJ and is guaranteed for operation at 0 to + 70°C.

#### **Features**

- Three functional blocks
  - 256K x 4-bit random access storage array
  - 2048-bit data register
  - 512 x 4-bit serial read output circuit
- □ Two data ports: random access and serial read
- □ Dual-port accessibility except during data transfer
- □ Addressable start of serial read operation
- □ Real-time data transfer
- ☐ Single + 5-volt ±10% power supply
- On-chip substrate bias generator
- □ Random access port
  - -Two main clocks: RAS and CAS
  - Multiplexed address inputs
  - Direct connection of I/O and address lines allowed by OE to simplify system design
  - 512 refresh cycles every 8 ms
  - Read, early write, late write, read-write/readmodify-write, RAS-only refresh, and fast-page cycles
  - Automatic internal refreshing by means of the CAS before RAS on-chip address counter
  - CAS-controlled hidden refreshing
  - Write-per-bit option regarding four I/O bits
  - Write bit selection multiplexed on IO<sub>0</sub>-IO<sub>3</sub>
- □ Flash write option with write-per-bit control
- □ RAS-activated data transfer
  - Same cycle time as for random access
  - Row data transferred to data register as specified by row address inputs
  - Starting location of following serial read cycle specified by column address inputs
  - Transfer of 2048 bits of data on one row to the data register, and the starting location of the serial read circuit, activated by a low-to-high transition of DT
  - Data transfer during real-time operation or standby of serial port
- □ Fast serial read operation by means of SC pins
- ☐ Serial data output on SO<sub>0</sub>-SO<sub>3</sub>
- Direct connection of multiple serial outputs for extension of data length
- □ Fully TTL-compatible inputs, outputs, and clocks
- □ Three-state outputs for random and serial access
- □ CMOS silicon-gate process with trench capacitors



#### **Ordering Information**

Part Number	Row Access Time (max)	Serial Access Time (max)	Package Package
μPD42274LE-10	100 ns	30 ns	28-pin plastic SOJ
LE-12	120 ns	40 ns	•
μPD42274V-10	100 ns	30 ns	28-pin plastic ZIP
V-12	120 ns	40 ns	•

#### Pin Identification

Symbol	Function							
A <sub>0</sub> - A <sub>8</sub>	Address inputs							
W <sub>0</sub> /IO <sub>0</sub> - W <sub>3</sub> /IO <sub>3</sub>	Write-per-bit selects/data inputs and outputs							
RAS	Row address strobe							
CAS	Column address strobe							
WB/WE	Write-per-bit/write enable							
DT/OE	Data transfer/output enable							
FWE	Flash write enable							
SO <sub>0</sub> - SO <sub>3</sub>	Serial read outputs							
sc	Serial control							
SOE	Serial output enable							
GND	Ground							
Vcc	+5-volt ±10% power supply							
NC	No connection							


#### **Absolute Maximum Ratings**

Voltage on any pin except V <sub>CC</sub> relative to GND, V <sub>R1</sub>	-1.0 to +7.0 V
Voltage on V <sub>CC</sub> relative to GND, V <sub>R2</sub>	-1.0 to +7.0 V
Operating temperature, TOPR	0 to +70°C
Storage temperature, T <sub>STG</sub>	-55 to +125°C
Short-circuit output current, I <sub>OS</sub>	50 mA
Power dissipation, P <sub>D</sub>	1.5 W


Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The device should be operated within the limits specified under DC and AC Characteristics.

#### **Pin Configurations**

#### 28-Pin Plastic SOJ



#### 28-Pin Plastic ZIP





#### **Pin Functions**

A<sub>0</sub>-A<sub>8</sub> (Address Inputs). These pins are multiplexed as row and column address inputs. Each of four data bits in the random access port corresponds to 262,144 storage cells, which means that nine row addresses and nine column addresses are required to decode one cell location. Nine row addresses are first used to select one of the 512 possible rows for a read, write, data transfer, or refresh cycle. Nine column addresses are then used to select the one of 512 possible column decoders for a read or write cycle or the one of 512 possible starting locations for the next serial read cycle. (Column addresses are not required in RAS-only refresh or flash write cycles.)

 $W_0/IO_0$ - $W_3/IO_3$  (Write-Per-Bit Inputs/Common Data Inputs and Outputs). Each of the four data bits can be individually latched by these inputs at the falling edge of  $\overline{RAS}$  in a write or flash write cycle, and then updated at the next falling edge of  $\overline{RAS}$ .

In a read cycle, these pins serve as outputs for the selected storage cells. In a write cycle, data input on these pins is latched by the falling edge of CAS or WE.

RAS (Row Address Strobe). This pin is functionally equivalent to a chip enable signal in that whenever it is activated, the 2,048 storage cells of a selected row are sensed simultaneously and the sense amplifiers restore all data. The nine row address bits are latched by this signal and must be stable on or before its falling edge. CAS, DT/OE, WB/WE, and FWE are simultaneously latched to determine device operation.

CAS (Column Address Strobe). This pin serves as a chip selection signal to activate the column decoder and the input/output buffers. The nine column address bits are latched at the falling edge of CAS.

WB/WE (Write-Per-Bit Control/Write Enable). At the falling edge of RAS, the WB/WE and FWE inputs must be low and CAS and DT/OE high to enable the write-per-bit option. When CAS, DT/OE and FWE are high at the falling edge of RAS, the level of this signal indicates either a color register set cycle or flash write cycle. A high WB/WE can be used at the beginning of a standard write or read cycle.

DT/OE (Data Transfer/Output Enable). At the falling edge of RAS, CAS high and FWE and DT/OE low initiate a data transfer, regardless of the level of WB/WE. DT/OE high initiates conventional read or write cycles and controls the output buffer in the random access port.

FWE (Flash Write Enable). If this signal is low and CAS and DT/OE are high at the falling edge of RAS, a read or write cycle is initiated. If FWE, CAS and DT/OE are high at the falling edge of RAS, either a color register set cycle or flash write cycle is initiated, depending on the level of WB/WE.


SO<sub>0</sub>-SO<sub>3</sub> (Serial Data Output). Four-bit data is read from these pins. Data remains valid until the next SC signal is activated.

SC (Serial Control). Repeatedly activating this signal causes serial read cycles (starting from the location specified in the data transfer cycle) to be executed within the 2,048 bits in the data register. The rising edge of SC activates serial read operation, in which four of the 2,048 data bits are transferred to four serial data buses, respectively, and read out. Whenever SC is low, the serial port is in standby.

SOE (Serial Output Enable). This signal controls the serial data output buffer.



#### **Block Diagram**



#### **OPERATION**

The  $\mu$ PD42274 consists of a random access port and a serial read port. The random access port executes standard read and write cycles as well as data transfer and flash write cycles, all of which are based on conventional  $\overline{RAS/CAS}$  timing.

In a data transfer, data in each storage cell on the selected row is transferred simultaneously through a transfer gate to its corresponding register location (unless the flash write option is used to write an entire row of data to predetermined values). The serial read port shows the contents of the data register in serial order. The random access and serial read ports can operate asynchronously, except when the transfer gate is turned on during the data transfer period.

#### Addressing

The storage array is arranged in a 512-row by 2048-column matrix, whereby each of 4 data bits in the random access port corresponds to 262,144 storage cells and 18 address bits are required to decode one cell location. Nine row address bits are set up on pins  $A_0$  through  $A_0$  and latched onto the chip by  $\overline{RAS}$ . Nine column address bits then are set up on pins  $A_0$  through  $A_0$  and latched onto the chip by  $\overline{CAS}$ . All addresses must be stable, on or before the falling edges of  $\overline{RAS}$  and  $\overline{CAS}$ . Whenever  $\overline{RAS}$  is activated, 2048 cells on the selected row are sensed simultaneously and the sense amplifiers automatically restore the data.  $\overline{CAS}$  serves as a chip selection signal to activate the column decoder and the input and output buffers.



Through 1 of 512 column decoders, 4 storage cells on the row are connected to 4 data buses, respectively. In a data transfer cycle, 9 row address bits are used to select 1 of the 512 possible rows involved in the transfer of data to the data register. Nine column address bits are then used to select the 1 of 512 possible serial decoders that corresponds to the starting location of the next serial read cycle. In the serial read port, when SC is activated, 4 data bits in the 2048-bit data register are transferred to 4 serial data buses and read out. Activating SC repeatedly causes serial read cycles (starting from the location specified in the data transfer cycle) to be executed within the 2048 bits in the data register.

#### **Random Access Port**

An operation in the random access port begins with a negative transition of  $\overline{\text{RAS}}$ . Both  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  have minimum pulse widths, as specified in the timing table, which must be maintained for proper device operation and data integrity. Once begun, a cycle must meet all specifications, including minimum cycle time. To reduce the number of pins, the following are multiplexed.

- DT/OE
- WB/WE
- $W_i/IO_i$  (i = 0, 1, 2, 3)

The  $\overline{\text{OE}}$ ,  $\overline{\text{WE}}$  and  $\overline{\text{IO}}_i$  functions represent standard operations, while  $\overline{\text{DT}}$ ,  $\overline{\text{WB}}$ , and  $W_i$  are special inputs to be applied in the same way as row address inputs, with setup and hold times referenced to the negative transition of  $\overline{\text{RAS}}$ .

The level of  $\overline{DT}$  determines whether a cycle is a random access operation or a data transfer operation.  $\overline{WB}$  affects only write cycles and determines whether or not the write-per-bit capability is used. W<sub>i</sub> defines data bits to be written with the write-per-bit option. In the following discussions, these multiplexed pins are designated as  $\overline{DT}(|\overline{OE})$ , for example, depending on the function being described.

To use the  $\mu$ PD42274 for random access,  $\overline{DT}(/\overline{OE})$  must be high as  $\overline{RAS}$  falls. Holding  $\overline{DT}(/\overline{OE})$  high disconnects the 2048-bit register from the corresponding 2048-digit lines of the storage array. Conversely, to execute a data transfer,  $\overline{DT}(/\overline{OE})$  must be low as  $\overline{RAS}$  falls to open the 2048 transfer gates and transfer data from one of the rows to the register.

#### **Truth Table for the Random Access Port**

CAS	AS DTOE WB/WE FY		FWE	Cycle
Н	Н	Н	L	Read or write (Note 1)
H	н	L	L.	Mask write (Note 2)
H	L	X	L	Read data transfer (Note 3)
Н	L	Н	Н	
L	х	Х	X	CAS before RAS refresh (Note 4)
Н	н	Н	н	Color register set (Note 5)
H	Н	L	Н	Flash write/write-per-bit (Note 6)

#### Notes:

- (1) Initiates a normal read or write cycle and disables the write-per-bit capability.
- (2) Enables the write-per-bit capability, where individual bits can be selected or masked for a write cycle. Four-bit masked data is latched at the falling edge of RAS and reset at the rising edge of
- (3) Initiates a read data transfer cycle.
- (4) Initiates a CAS before RAS refresh cycle. As RAS falls, WB/WE, DT/OE and FWE = don't care.
- (5) Defines a color register set cycle, where data in the register can be accessed in a read or write cycle.
- (6) Initiates a flash write cycle, where the storage cells on an entire selected row can be set with write-per-bit control to the same data stored in the color register. As RAS falls, DI/OE = don't care. To avoid un-intended flash write operation, the FWE pin should be grounded. If grounding the FWE pin is not possible, use the non-flash write version μPD42273.
- (7) X = don't care.

Read Cycle. A read cycle is executed by activating  $\overline{RAS}$ ,  $\overline{CAS}$ , and  $\overline{OE}$  and by maintaining  $\overline{(WB)/WE}$  while  $\overline{CAS}$  is active. The  $(W_i/)IO_i$  pin (i = 0, 1, 2, 3) remains in high impedance until valid data appears at the output at access time. Device access time,  $t_{ACC}$ , will be the longest of the following four calculated intervals:

- t<sub>RAC</sub>
- RAS to ±CAS delay (t<sub>RCD</sub>) + t<sub>CAC</sub>
- RAS to column address delay (tRAD) + tAA
- RAS to OE delay + t<sub>OEA</sub>

Access times from  $\overline{RAS}$  ( $t_{RAC}$ ), from  $\overline{CAS}$  ( $t_{CAC}$ ), from the column addresses ( $t_{AA}$ ), and from  $\overline{OE}$  ( $t_{OEA}$ ) are device parameters. The  $\overline{RAS}$ -to- $\overline{CAS}$ ,  $\overline{RAS}$ -to-column address, and  $\overline{RAS}$ -to- $\overline{OE}$  delays are system-dependent timing parameters. Output becomes valid after the access time has elapsed and it remains valid while both  $\overline{CAS}$  and  $\overline{OE}$  are low. Either  $\overline{CAS}$  or  $\overline{OE}$  high returns the output pins to high impedance.



Write Cycle. A write cycle is executed by bringing  $(\overline{WB}/)\overline{WE}$  low during the  $\overline{RAS}/\overline{CAS}$  cycle. The falling edge of  $\overline{CAS}$  or  $(\overline{WB}/)\overline{WE}$  strobes the data on  $(W_i/)IO_i$  into the on-chip data latch. To make use of the write-per-bit option,  $\overline{WB}/\overline{WE}$  must be low as  $\overline{RAS}$  falls. In this case, write data bits can be specified by keeping  $W_i(/IO_i)$  high, with setup and hold times referenced to the negative transition of  $\overline{RAS}$ .

For those data bits of  $W_i(IO_i)$  that are kept low as  $\overline{RAS}$  falls, write operation is inhibited on the chip. If  $\overline{WB}(\overline{WE})$  is high as  $\overline{RAS}$  falls, the write-per-bit option is not used and a write cycle is executed for all four data bits.

Early Write Cycle. An early write cycle is executed by bringing (WB/)WE low before CAS falls. Data is strobed by CAS, with setup and hold times referenced to this signal, and the output remains in high impedance for the entire cycle. As RAS falls, (DT/)OE must meet the setup and hold times of a high DT, but otherwise (DT/)OE does not affect any circuit operation while CAS is active.

**Read-Write/Read-Modify-Write Cycle.** This cycle is executed by bringing  $(\overline{WB})/\overline{WE}$  low with the  $\overline{RAS}$  and  $\overline{CAS}$  signals low.  $(W_i/)IO_i$  shows read data at access time. Afterward, in preparation for the upcoming write cycle,  $(W_i/)IO_i$  returns to high impedance when  $(\overline{DT})/\overline{OE}$  goes high. The data to be written is strobed by  $(\overline{WB})/\overline{WE}$ , with setup and hold times referenced to this signal.

Late Write Cycle. This cycle shows the timing flexibility of (DT/)OE, which can be activated just after (WB/)WE falls, even when (WB/)WE is brought low after CAS.

Refresh Cycle. A cycle at each of the 512 row addresses (A<sub>0</sub> through A<sub>8</sub>) will refresh all storage cells. Any cycle executed in the random access port (i.e., read, write, refresh, data transfer, color register set, or flash write) refreshes the 2048 bits selected by the RAS addresses or by the on-chip refresh address counter.

RAS-Only Refresh Cycle. A cycle having only RAS active refreshes all cells in one row of the storage array. A high CAS is maintained while RAS is active to keep (W<sub>i</sub>/)IO<sub>i</sub> in high impedance. This method is preferred for refreshing, especially when the host system consists of multiple rows of random access devices. The data outputs may be OR-tied with no bus contention when RAS-only refresh cycles are executed.

CAS Before RAS Refresh Cycle. This cycle executes internal refreshing using the on-chip control circuitry. Whenever CAS is low as RAS falls, this circuitry automatically refreshes the row addresses specified by the internal counter. In this cycle, the circuit operation based on CAS is maintained in a reset state. When internal refreshing is complete, the address counter automatically increments in preparation for the next CAS before RAS cycle.

Hidden Refresh Cycle. This cycle is executed after a read cycle, without disturbing the read data output. Once valid, the data output is controlled by  $\overline{CAS}$  and  $\overline{OE}$ . After the read cycle,  $\overline{CAS}$  is held low while  $\overline{RAS}$  goes high for precharge. A  $\overline{RAS}$ -only cycle is then executed (except that  $\overline{CAS}$  is held at a low level instead of a high level) and the data output remains valid. Since hidden refreshing is the same as  $\overline{CAS}$  before  $\overline{RAS}$  refreshing, the data output remains valid during either operation.

Fast-Page Cycle. This feature allows faster data access by keeping the same row address while successive column addresses are strobed onto the chip. Maintaining RAS low while successive CAS cycles are executed causes data to be transferred at a faster rate because row addresses are maintained internally and do not have to be reapplied. In fast-page operation, read, write and read-write/read-modify-write cycles may be executed. Additionally, the write-per-bit control specified in the entry write cycle is maintained throughout the next fast-page write cycle.

During a fast-page read cycle, the  $(W_i/)IO_i$  data pin (i = 0, 1, 2, or 3) remains in a state of high impedance until valid data appears at the output pin at access time. Device access time in this cycle will be one of the following calculated intervals:

Fast-Page Access Time

Calculated Interval	Conditions						
tACP	t <sub>ASC</sub> ≥ t <sub>CP</sub> and t <sub>CP</sub> ≤ t <sub>CP</sub> (max)						
t <sub>AA</sub>	t <sub>ASC</sub> ≤ t <sub>ASC</sub> (max) and t <sub>CP</sub> ≥ t <sub>CP</sub> (max						
	t <sub>ASC</sub> ≤ t <sub>CP</sub> and t <sub>CP</sub> ≤ t <sub>CP</sub> (max)						
†CAC	$t_{ASC} \ge t_{ASC}$ (max) and $t_{CP} \le t_{CP}$ (max)						



Data Transfer Cycle. A data transfer is executed by bringing  $\overline{DT}(\overline{OE})$  and FWE low as  $\overline{RAS}$  falls. The specified 1 of the possible 512 rows involved in the data transfer, as well as the starting location of the following serial read cycle in the serial read port, are defined by address inputs.  $\overline{DT}(\overline{OE})$  must be low for a specified time, measured from  $\overline{RAS}$  and  $\overline{CAS}$ , so that the data transfer condition may be satisfied. The low-to-high transition of  $\overline{DT}$  causes two operations through the data transfer gates: column address buffer outputs are transferred to the serial address counters, and storage cell data amplified on digit lines is transferred to the data register.  $\overline{RAS}$  and  $\overline{CAS}$  must be low during these operations to keep the data in the random access port.

Color Register Set Cycle. A color register set cycle is executed in the same fashion as a conventional read or write cycle, with the level of  $\overline{WE}$  high as  $\overline{RAS}$  falls. In this cycle, read or write operation is available to the color register under the control of  $\overline{WE}$ . In read operation, color register data is read out on the common  $IO_i$  pins. In write operation, common  $IO_i$  data can be written into the color register.  $\overline{RAS}$ -only refreshing is internally performed on the row selected by  $A_0$  through  $A_8$  in this cycle.

Flash Write Cycle. A flash write cycle can clear or set each of the four 512-bit data sets on the one row selected from among the 512 possible rows according to data stored in the color register. Bit mask inputs are latched as RAS falls. This cycle is useful in graphics processing applications when the screen should be cleared or set to some uniform value as quickly as possible.

#### Serial Read Port

The serial read port is only used to serially read the contents of the data register starting from a specified location. The entire operation, therefore, follows the data transfer cycle. The only condition under which the serial read port must synchronize with the random access port is when the positive transition of  $\overline{\text{DT}}(/\overline{\text{OE}})$  must occur within a specified period in an SC cycle. Except for this cycle, the serial read port can operate asynchro-

nously. The output data appears at SO<sub>i</sub> after an access time of  $t_{SCA}$ , measured from SC high, only when  $\overline{SOE}$  is maintained low. The SC cycle which includes the positive transition of  $\overline{DT}(\overline{OE})$  shows old data in the data register; subsequent SC cycles show new data transferred to the data register serially and in a looped manner. The serial output is maintained until the next SC signal is activated.  $\overline{SOE}$  controls the impedance of the serial output to allow multiplexing of more than one bank of  $\mu PD42274$  graphics buffers into the same external circuitry. When  $\overline{SOE}$  is at a low logic level, SO<sub>i</sub> is enabled and the proper data is read. When  $\overline{SOE}$  is at a high logic level, SO<sub>i</sub> is disabled and in a state of high impedance.

# **Recommended Operating Conditions**

Parameter	Symbol	Min	Тур	Max	Unit
Supply voltage	Vcc	4.5	5.0	5.5	٧
Input voltage, high	V <sub>IH</sub>	2.4		5.5	V
Input voltage, low	V <sub>IL</sub>	-1.0		0.8	٧
Ambient temperature	TA	0		70	°C

Capacitance

 $T_A = 0 \text{ to } +70 \,^{\circ}\text{C}; \, V_{CC} = +5.0 \,^{\circ}\text{V} \pm 10\%; \, f = 1 \,^{\circ}\text{MHz}; \, GND = 0 \,^{\circ}\text{V}$ 

Parameter	Symbol	Limit (max)	Unit	Pins Under Test
Input	C <sub>I(A)</sub>	5	pF	A <sub>0</sub> through A <sub>8</sub>
capacitance	C <sub>I(DT/OE)</sub>	8	рF	DT/ <b>OE</b>
	C <sub>I(WB/WE)</sub>	8	pF	WB/WE
	C <sub>I(FWE)</sub>	8	pF	FWE
	C <sub>I(RAS)</sub>	8	рF	RAS
	C <sub>I(CAS)</sub>	8	рF	CAS
	C <sub>I(SOE)</sub>	8	рF	SOE
	C <sub>I(SC)</sub>	8	рF	sc
Input/output capacitance	C <sub>10 (W/10)</sub>	7	pF	W <sub>0</sub> /IO <sub>0</sub> through W <sub>3</sub> /IO <sub>3</sub>
Output capacitance	C <sub>0 (S0)</sub>	7	pF	SO <sub>0</sub> through SO <sub>3</sub>

# μPD42274



**Power Supply Current** 

 $T_A = 0 \text{ to } +70^{\circ}\text{C}; V_{CC} = +5.0 \text{ V} \pm 10\%; \text{ GND} = 0 \text{ V}$ 

Port Operation						
Random Access	Serial Read	Parameter	μPD42274-10 (max)	μPD42274-12 (max)	Unit	Test Conditions
Read/write cycle	Standby	l <sub>CC1</sub>	95	85	mA	RAS, CAS cycling; FWE low as RAS falls; t <sub>RC</sub> = t <sub>RC</sub> min; SOE = V <sub>IH</sub> ; SC = V <sub>IH</sub> or V <sub>IL</sub>
Standby	Standby	lcc2	4	4	mA	CAS = RAS = V <sub>IH</sub> ; SOE = V <sub>IH</sub> ; SC = V <sub>IH</sub> or V <sub>IL</sub>
RAS-only refresh cycle	Standby	lcc3	95	85	mA	RAS cycling; CAS = V <sub>IH</sub> ; FWE low as RAS falls; t <sub>RC</sub> = t <sub>RC</sub> min; SOE = V <sub>IH</sub> ; SC = V <sub>IH</sub> or V <sub>IL</sub> (Note 2)
Fast-page cycle	Standby	ICG4	90	80	mA	RAS = V <sub>IL</sub> ; CAS cycling; tp <sub>C</sub> = tp <sub>C</sub> min; SOE = V <sub>IH</sub> ; SC = V <sub>IH</sub> or V <sub>IL</sub> (Note 3)
CAS before RAS refresh cycle	Standby	lcc5	95	85	mA	CAS low as RAS falls; t <sub>RC</sub> = t <sub>RC</sub> min; SOE = V <sub>IH</sub> ; SC = V <sub>IH</sub> or V <sub>IL</sub>
Data transfer cycle	Standby	lcce	135	120	mA	DT low as RAS falls; t <sub>RC</sub> = t <sub>RC</sub> min; SOE = V <sub>IH</sub> ; SC = V <sub>IH</sub> or V <sub>IL</sub>
Read/write cycle	Active	lcc7	120	105	mA	RAS and CAS cycling; FWE low as RAS falls;  tRC = tRC min SOE = VIL; SC cycling;  tSCC = tSCC min
Standby	Active	l <sub>CC8</sub>	30	25	mA	CAS = RAS = V <sub>IH</sub> ; SOE = V <sub>IL</sub> ; SC cycling; tscc = tscc min
RAS-only refresh cycle	Active	lcce	120	105	mA	$\overline{RAS}$ cycling; $\overline{CAS} = V_{IH}$ ; FWE low as $\overline{RAS}$ falls; $t_{RC} = t_{RC}$ min; $\overline{SOE} = V_{IL}$ ; SC cycling; $t_{SCC} = t_{SCC}$ min
Fast-page cycle	Active	lcc10	115	100	mA	FAS = V <sub>IL</sub> ; CAS cycling; t <sub>PC</sub> = t <sub>PC</sub> min; SOE = V <sub>IL</sub> ; SC cycling; t <sub>SCC</sub> = t <sub>SCC</sub> min (Note 3)
CAS before RAS refresh cycle	Active	l <sub>0011</sub>	120	105	mA	$\overline{\text{CAS}}$ low as $\overline{\text{RAS}}$ falls; $t_{\text{RC}} = t_{\text{RC}}$ min; $\overline{\text{SOE}} = V_{\text{IL}}$ ; SC cycling; $t_{\text{SCC}} = t_{\text{SCC}}$ min
Data transfer cycle	Active	I <sub>CC12</sub>	160	140	mA	$\overline{DT}$ low as $\overline{RAS}$ falls; $t_{RC} = t_{RC}$ min; $\overline{SOE} = V_{IL}$ ; SC cycling; $t_{SCC} = t_{SCC}$ min
Color register set cycle	Standby	lcc13	95	85	mA	FWE and WB/WE high as RAS falls; t <sub>RC</sub> = t <sub>RC</sub> min; SOE = V <sub>IH</sub> ; SC = V <sub>IH</sub> or V <sub>IL</sub>
Flash write cycle	Standby	l <sub>CC14</sub>	95	85	mA	FWE high and WB/WE low as RAS falls; t <sub>RC</sub> = t <sub>RC</sub> min; SOE = V <sub>IH</sub> ; SC = V <sub>IH</sub> or V <sub>IL</sub>
Color register set cycle	Active	l <sub>CC15</sub>	120	105	mA	FWE and $\overline{WB}/\overline{WE}$ high as $\overline{RAS}$ falls; $t_{RC} = t_{RC}$ min; $\overline{SOE} = V_{IL}$ ; SC cycling; $t_{SCC} = t_{SCC}$ min
Flash write cycle	Active	lcc16	120	105	mA	FWE high and WB/WE low as RAS falls; $t_{RC} = t_{RC}$ min; $\overline{SOE} = V_{IL}$ ; SC cycling; $t_{SCC} = t_{SCC}$ min

#### Notes:

- (1) No load on IO; or SO;. Except for  $I_{CC2}$ ,  $I_{CC3}$ ,  $I_{CC6}$ , and  $I_{CC14}$ , real values depend on output loading in addition to cycle rates.
- (2) CAS is not clocked, but is kept at a stable high level. The column addresses are also assumed to be kept stable, at either a high or low level.
- (3) A change in column addresses must not occur more than once in a fast-page cycle.



#### DC Characteristics

 $T_A = 0 \text{ to } +70^{\circ}\text{C}; V_{CC} = +5.0 \text{ V} \pm 10\%; \text{ GND} = 0 \text{ V}$ 

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions		
Input leakage current	I <sub>IL</sub>	-10		10	μА	V <sub>IN</sub> = 0 to 5.5 V; all other pins not under test = 0 V		
Output leakage current	loL	-10		10	μА	D <sub>OUT</sub> (IO <sub>i</sub> , SO <sub>i</sub> ) disabled; V <sub>OUT</sub> = 0 to 5.5 V		
Random access port output voltage, high	V <sub>OH(R)</sub>	2.4			٧	I <sub>OH(R)</sub> = -2 mA		
Random access port output voltage, low	V <sub>OL(R)</sub>			0.4	٧	I <sub>OL(R)</sub> = 4.2 mA		
Serial read port output voltage, high	V <sub>OH(S)</sub>	2.4			٧	I <sub>OH(S)</sub> = -1 mA		
Serial read port output voltage, low	V <sub>OL(S)</sub>			0.4	٧	I <sub>OL(S)</sub> = 2.1 mA		

AC Characteristics  $T_A = 0 \text{ to } +70^{\circ}\text{C}; V_{CC} = +5.0 \text{ V} \pm 10\%; \text{ GND} = 0 \text{ V}$ 

$T_A = 0 \text{ to } +70^{\circ}\text{C}; V_{CC} = +5.0 \text{ V } \pm 10\%; \text{ GND}$		μPD4:	2274-10	μPD42274-12			
Parameter	Symbol	Min	Max	Min	Max	Unit	Test Conditions
Switching Characteristics							
Access time from RAS	tRAC		100		120	ns	(Notes 3, 4 and 12)
Access time from falling edge of CAS	<sup>1</sup> CAC		25		30	ns	(Notes 3, 4, 13, 14 and 15
Access time from column address	t <sub>AA</sub>		55		65	ns	(Notes 3, 4, 14 and 15)
Access time from rising edge of CAS	<sup>†</sup> ACP		55		65	ns	(Notes 3 and 4)
Access time from OE	†OEA		25		30	ns	(Notes 3 and 4)
Serial output access time from SC	<sup>t</sup> SCA		30		40	ns	(Notes 3 and 18)
Serial output access time from SOE	tsoa		25		30	ns	(Note 3)
Output disable time from CAS high	toff	0	25	0	30	ns	(Note 5)
Output disable time from OE high	toEZ	0	25	0	30	ns	(Note 5)
Serial output disable time from SOE high	tsoz	0	15	0	20	ns	(Note 5)
SOE low to serial output setup delay	tsoo	5		5		ns	
Serial output hold time after SC high	tsoн	5		5		ns	
Timing Requirements							
Random read or write cycle time	tRC	190		220		ns	(Note 11)
Read-write/read-modify-write cycle time	trwc	255		295		ns	(Note 11)
Fast-page cycle time	t <sub>PC</sub>	60		70	,	ns	(Note 11)
Fast-page read-write/read-modify-write cycle time	<sup>t</sup> PRWC	125		145		ns	(Note 11)
Rise and fall transition time	tT	3	50	3	50	ns	(Notes 3, 10 and 18)
RAS precharge time	tRP	80		90		ns	(Note 18)
RAS pulse width	t <sub>RAS</sub>	100	10,000	120	10,000	ns	
Fast-page RAS pulse width	tRASP	100	100,000	120	100,000	ns	
RAS hold time	<sup>t</sup> RSH	25		30		ns	
CAS precharge time (nonpage cycle)	<sup>t</sup> CPN	10		15		ns	
Fast-page CAS precharge time	t <sub>CP</sub>	10	25	15	30	ns	
CAS pulse width	t <sub>CAS</sub>	25	10,000	30	10,000	ns	
CAS hold time	<sup>t</sup> csH	100		120		ns	
RAS to CAS delay	tRCD	25	75	25	90	ns	(Note 4)
CAS high to RAS low precharge time	t <sub>CRP</sub>	10		10		ns	(Note 16)



# AC Characteristics (cont)

		μPD42274-10		μPD42274-12			
Parameter	Symbol	Min	Max	Min	Max	Unit	Test Conditions
Timing Requirements (cont)							MM
Row address setup time	t <sub>ASR</sub>	0		0		ns	
Row address hold time	t <sub>RAH</sub>	12		15		ns	
Column address setup time	tasc	0	25	0	30	ns	(Note 15)
Column address hold time	<sup>t</sup> CAH	15		20	************	ns	
RAS to column address delay time	tRAD	. 17	45	20	55	ns	(Notes 9 and 14)
Column address to RAS lead time	t <sub>RAL</sub>	55		65	, <u>.</u>	ns	
Read command setup time	tRCS	0		0		ns	
Read command hold time after RAS high	taan	10		10	- <u></u> -	ns	(Note 6)
Read command hold time after CAS high	tRCH	0	-	0	<del></del>	ns	(Note 6)
Write command setup time	twcs	0		0		ns	(Note 7)
Write command hold time	twch	20		30		ns	
Write command pulse width	twp	20		25		ns	(Note 17)
Write command to RAS lead time	t <sub>RWL</sub>	30	- ** *	35		ns	
Write command to CAS lead time	t <sub>CWL</sub>	30		35		ns	
Data-in setup time	t <sub>DS</sub>	0		0	~	ns	(Note 8)
Data-in hold time	t <sub>DH</sub>	20		25		ns	(Note 8)
Column address to WE delay	t <sub>AWD</sub>	85		100	· · · · · · · · · · · · · · · · · · ·	ns	(Note 7)
CAS to WE delay	tcwp	55		65		ns	(Note 7)
RAS to WE delay	t <sub>RWD</sub>	130		155		ns	(Note 7)
DE high to data-in setup delay	toED	30		35		ns	
DE high hold time after WE low	toeh	25		30	•	ns	
CAS before RAS refresh setup time	tCSR	0		0	·	ns	
CAS before RAS refresh hold time	tCHR	15		20		ns	
RAS high to CAS low precharge time	t <sub>RPC</sub>	0		0		ns	
Refresh interval	t <sub>REF</sub>		8		8	ms	Addresses A <sub>0</sub> through A <sub>8</sub>
T low setup time	t <sub>DLS</sub>	0		0		ns	
T low hold time after RAS low	tRDH	80	707	90		ns	(Note 18)
T low hold time after CAS low	t <sub>CDH</sub>	30		35	·	ns	
C high to DT high delay	tsdd	10		15		ns	
C low hold time after DT high	tsdH	10		15		ns	
erial clock cycle time	tscc	30		40		ns	(Note 11)
C pulse width	t <sub>SCH</sub>	10		15		ns	
C precharge time	t <sub>SCL</sub>	10		15		ns	
T high setup time	<sup>t</sup> DHS	0		0		ns	
T high hold time	<sup>t</sup> DHH	15		20		ns	
T high to RAS high delay	torr	10		10		ns	
T high to CAS high delay	t <sub>DTC</sub>	5		5		ns	
DE to RAS inactive setup time	t <sub>OES</sub>	10		10		ns	
Vrite-per-bit setup time	twes	0		0		ns	



#### AC Characteristics (cont)

Parameter		μPD42274-10		μPD42274-12			
	Symbol	Min	Max	Min	Max	Unit	Test Conditions
Timing Requirements (cont)							
Write-per-bit hold time	twBH	15		20		ns	
Flash write enable setup time	t <sub>FWS</sub>	0		0		ns	
Flash write enable hold time	t <sub>FWH</sub>	15		20		ns	
Write bit selection setup time	tws	0		0		ns	
Write bit selection hold time	t <sub>WH</sub>	15		20		ns	
SOE pulse width	†SOE	10		15		ns	
SOE precharge time	tsop	10		15		ns	
DT high hold time after RAS high	t <sub>DT</sub> H	15		20		ns	

#### Notes:

- (1) All voltages are referenced to GND.
- (2) An initial pause of 100  $\mu$ s is required after power-up, followed by any eight RAS cycles and four data transfer (DT) cycles, before proper device operation is achieved.
- (3) See input/output timing waveforms for timing reference voltages. See figures 3 and 4 for output loads.
- (4) Operation within the t<sub>RCD</sub> (max) limit ensures that t<sub>RAC</sub> (max) can be met. The t<sub>RCD</sub> (max) limit is specified as a reference point only. If t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub> (max) limit, access time is controlled exclusively by t<sub>CAC</sub>, t<sub>OEA</sub>, or t<sub>AA</sub>.
- (5) An output disable time defines the time at which the output achieves the open-circuit condition and is not referenced to output voltage levels.
- (6) Either t<sub>RRH</sub> or t<sub>RCH</sub> must be satisfied for a read cycle.
- (7) twcs, tawb, tcwb, and tawb are restrictive operating parameter in read-write and read-modify-write cycles only. If twcs ≥ twcs (min), the cycle is an early write cycle and the data output will remain open-circuit throughout the entire cycle. If tawb ≥ tawb (min), tcwb ≥ tcwb (min), and tawb ≥ tawb (min), the cycle is a read-write cycle and the data output will contain data read from the selected cell. If neither of the above conditions is met, the condition of the data out (at access time and until CAS returns to V<sub>IH</sub>) is indeterminate.
- (8) These parameters are referenced to the falling edge of CAS in early write cycles and to the falling edge of (WB/)WE in delayed write or read-modify-write cycles.
- (9) Assumes that  $t_{RAD}$  (min) =  $t_{RAH}$  (min) + typical  $t_T$  of 5 ns.
- (10)  $V_{IH}$  (min) and  $V_{IL}$  (max) are reference levels for measuring the timing of input signals. Additionally, transition times are measured between  $V_{IH}$  and  $V_{IL}$ .

- (11) The minimum specifications are used only to indicate the cycle time at which proper operation over the full temperature range (T<sub>A</sub> = 0 to +70°C) is assured.
- (12) Assumes that t<sub>RCD</sub> ≤ t<sub>RCD</sub> (max) and t<sub>RAD</sub> ≤ t<sub>RAD</sub> (max). If t<sub>RCD</sub> or t<sub>RAD</sub> is greater than the maximum recommended value in this table, t<sub>RAC</sub> increases by the amount that t<sub>RCD</sub> or t<sub>RAD</sub> exceeds the value shown.
- (13) Assumes that  $t_{RCD} \ge t_{RCD}$  (max) and  $t_{RAD} \le t_{RAD}$  (max).
- (14) If  $t_{RAD} \ge t_{RAD}$  (max), then the access time is defined by  $t_{AA}$ .
- (15) For fast-page read operation, the definition of access time is as follows.

CAS and Column Address Input Conditions	Access Time Definition
t <sub>CP</sub> ≤ t <sub>CP</sub> (max), t <sub>ASC</sub> ≥ t <sub>CP</sub>	† <sub>ACP</sub>
t <sub>CP</sub> ≤ t <sub>CP</sub> (max), t <sub>ASC</sub> ≤ t <sub>CP</sub>	t <sub>AA</sub>
t <sub>CP</sub> ≥ t <sub>CP</sub> (max), t <sub>ASC</sub> ≤t <sub>ASC</sub> (max)	t <sub>AA</sub>
$t_{CP} \ge t_{CP}$ (max), $t_{ASC} \ge t_{ASC}$ (max)	tcac

- (16) The  $t_{\mbox{\footnotesize{CRP}}}$  requirement is applicable for  $\overline{\mbox{\footnotesize{RAS/CAS}}}$  cycles preceded by any cycle.
- (17) Parameter two is applicable for a delayed write cycle such as a read-write/read-modify-write cycle. For early write operation, both twos and two must be met.
- (18) Improvement in parameters t<sub>RDH</sub>, t<sub>RP</sub> and t<sub>SCA</sub> are planned for process versions "x" and "m". Please contact your NEC sales office for details.
- (19) Ac measurements assume  $t_{T}=5\,$  ns.



Figure 1. Input Timing




Figure 2. Output Timing




Figure 3. Output Load in Random Access Port






Figure 4. Output Load in Serial Read Port






#### **Timing Waveforms**






# Early Write Cycle






#### Late Write Cycle






#### Read-Write/Read-Modify-Write Cycle






# RAS-Only Refresh Cycle






# CAS Before RAS Refresh Cycle






#### Hidden Refresh Cycle






# Fast-Page Read Cycle






Fast-Page Write Cycle






# Fast-Page Read-Modify-Write Cycle






#### Color Register Set Cycle






# Flash Write Cycle






#### Data Transfer Cycle with Serial Port Active





# Data Transfer Cycle with Serial Port in Standby





# Serial Read Cycle

