

ASSP

Dual Serial Input

PLL Frequency Synthesizer(Small Package)

MB15F76UV

■ DESCRIPTION

The Fujitsu MB15F76UV is a serial input Phase Locked Loop (PLL) frequency synthesizer with a 6000MHz and a 1500MHz prescalers. Both IF and RF PLL section have a 1/4 divider. And a 16/17 or a 32/33 for the 6000MHz prescaler, and a 4/5 or a 8/9 for the 1500MHz prescaler can be selected for the prescaler that enables pulse swallow operation.

The BiCMOS process is used, as a result, a supply current is typically 8.5mA typ. at 3.0V. The supply voltage range is from 2.5V to 3.6V. A refined charge pump supplies well-balanced output current with 1.5mA and 6mA selectable by serial data. Fast locking is achieved for adopting the new circuit.

The new package(BCC18) decreases a mount area of MB15F76UV about 50% comparing with the former BCC20(for dual PLL).

MB15F76UV is ideally suited for wireless communications, such as W-LAN.


■ FEATURES

- Very small package: BCC18 (2.4*2.7*0.45mm)
- High frequency operation: RF synthesizer : 6000MHz max
IF synthesizer : 1500MHz max
- Low power supply voltage: $V_{cc} = 2.5$ to 3.6 V
- Ultra Low power supply current : $I_{cc} = 8.5$ mA typ. ($V_{cc} = 3.0$ V, $T_a=25^\circ\text{C}$, SW=0 in RF, IF locking state)
- Direct power saving function : Power supply current in power saving mode
Typ. $0.1 \mu\text{A}$ ($V_{cc}=3.0$ V, $T_a=25^\circ\text{C}$), Max. $10 \mu\text{A}$ ($V_{cc}=3.0$ V)
- Dual modulus prescaler : 6000MHz prescaler(16/17 or 32/33, and 1/4divider)
1500MHz prescaler(4/5 or 8/9, and 1/4divider)
- Serial input 14-bit programmable reference divider: $R = 3$ to $16,183$
- Serial input programmable divider consisting of:
 - Binary 5-bit swallow counter: 0 to 31
 - Binary 13-bit programmable counter: 3 to 8191
- On-chip phase comparator for fast lock and low noise
- On-chip phase control for phase comparator
- Operating temperature: $T_a = -40$ to 85°C
- Serial data format compatible with MB15F76UL

18-pad, Plastic BCC



(LCC-18P-M05)


■ PIN ASSIGNMENT

LCC-18P-M05

■ PIN DESCRIPTIONS

Pin No.	Pin name	I/O	Descriptions
1	GND	-	Ground for OSC input buffer and the shift register circuit.
2	f_{inIF}	I	Prescaler input pin for the IF-PLL section. Connection to an external VCO should be AC coupling.
3	Xf_{inIF}	I	Prescaler complimentary input for the IF-PLL section. This pin should be grounded via a capacitor.
4	GND_{IF}	-	Ground for the IF-PLL section.
5	V_{CCIF}	-	Power supply voltage input pin for the IF-PLL section(except for the charge pump circuit), the shift register and the oscillator input buffer. When power is OFF, latched data of IF-PLL is lost.
6	D_{oIF}	O	Charge pump output for the IF-PLL section. Phase characteristics of the phase detector can be reversed by FC-bit.
7	PS_{IF}	I	Power saving mode control for the IF-PLL section. This pin must be set at "L" Power-ON. (Open is prohibited.) $PS_{IF} = "H"$; Normal mode $PS_{IF} = "L"$; Power saving mode
8	LD/fout	O	Lock detect signal output(LD)/ phase comparator monitoring outut (fout). The output signal is selected by a LDS bit in a serial data. LDS bit = "1" ; outputs fout signal LDS bit = "0" ; outputs LD sihnal
9	PS_{RF}	I	Power saving mode control for the RF-PLL section. This pin must be set at "L" Power-ON. (Open is prohibited.) $PS_{RF} = "H"$; Normal mode $PS_{RF} = "L"$; Power saving mode
10	D_{oRF}	O	Charge pump output for the RF-PLL section. Phase characteristics of the phase detector can be reversed by FC-bit.
11	V_{CCR_F}	-	Power supply voltage input pin for the RF-PLL section(except for the charge pump circuit).
12	GND_{RF}	-	Ground for the RF-PLL section.
13	Xf_{inRF}	I	Prescaler complimentary input for the RF-PLL section. This pin should be grounded via a capacitor.
14	f_{inRF}	I	Prescaler input pin for the RF-PLL. Connction to an external VCO should be AC coupling.
15	LE	I	Load enable signal input (with the schmitt trigger circuit.) When LE is set "H", data in the shift register is transferred to the corresponding latch according to the control bit in a serial data.
16	Data	I	Serial data input (with the schmitt trigger circuit.) A data is transferred to the corresponding latch (IF-ref counter, IF-prog. counter, RF-ref. counter, RF-prog. counter) according to the control bit in a serial data.
17	Clock	I	Clock input for the 23-bit shift register (with the schmitt trigger circuit.) One bit data is shifted into the shift register on a rising edge of the clock.
18	OSC_{IN}	I	The programmable reference divider input. TCXO should be connected with a AC coupling capacitor.

■ BLOCK DIAGRAM



■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Unit	Remark
Power supply voltage	V _{CC}	−0.5 to +4.0	V	
Input voltage	V _I	−0.5 to V _{CC} +0.5	V	
Output voltage	V _O	GND to V _{CC}	V	LD/fout
	V _{DO}	GND to V _{CC}	V	Do
Storage temperature	T _{STG}	−55 to +125	°C	

Note: Permanent device damage may occur if the above **Absolute Maximum Ratings** are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

■ RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Value			Unit	Remark
		Min.	Typ.	Max.		
Power supply voltage	V _{CC}	2.5	3.0	3.6	V	V _{CCRF} = V _{CCIF}
Input voltage	V _I	GND	—	V _{CC}	V	
Operating temperature	T _a	−40	—	+85	°C	

Handling Precautions

- (1) V_{CCRF} and V_{CCIF} must supply equal voltage.
Even if either RF-PLL or IF-PLL is not used, power must be supplied to both V_{CCRF} and V_{CCIF} to keep them equal. It is recommended that the non-use PLL is controlled by power saving function.
- (2) To protect against damage by electrostatic discharge, note the following handling precautions:
 - Store and transport devices in conductive containers.
 - Use properly grounded workstations, tools, and equipment.
 - Turn off power before inserting or removing this device into or from a socket.
 - Protect leads with conductive sheet, when transporting a board mounted device.

■ ELECTRICAL CHARACTERISTICS

(V_{CC} = 2.7 to 3.6 V, Ta = -40 to +85°C)

Parameter	Symbol	Condition	Value			Unit	
			Min.	Typ.	Max.		
Power supply current ^{*1}	I _{CCIF}	f _{IF} =2000MHz V _{CCIF} =3.0V	1.8	2.3	2.9	mA	
	I _{CCRF}	f _{RF} =2500MHz V _{CCRF} =3.0V	5.2	6.2	7.5	mA	
Power saving current ^{*9}	I _{PSIF}	P _{SIF} =P _{SRF} = "L"	—	0.1 ^{*2}	10	µA	
	I _{PSRF}	P _{SIF} =P _{SRF} = "L"	—	0.1 ^{*2}	10	µA	
Operating frequency	f _{IF} ^{*3}	f _{IF}	IF PLL	100	—	1500 MHz	
	f _{RF} ^{*3}	f _{RF}	RF PLL	2000	—	6000 MHz	
	OSC _{IN}	fosc	—	3	—	40 MHz	
Input sensitivity	f _{IF}	Pf _{IF}	IF PLL, 50 Ω system	-15	—	+2 dBm	
	f _{RF}	Pf _{RF}	RF PLL, 50 Ω system	-10	—	+2 dBm	
	OSC _{IN}	V _{osc}	—	0.5	—	1.5 Vp-p	
"H" level Input voltage	Data, Clock, LE	V _{IH}	Schmitt trigger input	V _{CC} × 0.7+0.4	—	—	V
"L" level Input voltage		V _{IL}	Schmitt trigger input	—	—	V _{CC} × 0.3-0.4	
"H" level Input voltage	PS	V _{IH}	—	V _{CC} × 0.7	—	—	V
"L" level Input voltage		V _{IL}	—	—	—	V _{CC} × 0.3	
"H" level Input current	Data, Clock, LE, PS	I _{IH} ^{*4}	—	-1.0	—	+1.0	µA
"L" level Input current		I _{IL} ^{*4}	—	-1.0	—	+1.0	
"H" level output voltage	LD/fout	V _{OH}	V _{CC} =2.7V, I _{OH} =-1mA	V _{CC} − 0.4	—	—	V
"L" level output voltage		V _{OL}	V _{CC} =2.7V, I _{OL} =1mA	—	—	0.4	
"H" level output voltage	D _{OIF} D _{ORF}	V _{D_{OH}}	V _{CC} =2.7V, I _{D_{OH}} =-0.5mA	V _{CC} − 0.4	—	—	V
"L" level output voltage		V _{D_{OL}}	V _{CC} =2.7V, I _{D_{OL}} =0.5mA	—	—	0.4	
High impedance cutoff current	D _{OIF} D _{ORF}	I _{OFF}	V _{CC} =2.7V, V _{OFF} =0.5V to V _p -0.5V	—	—	2.5 nA	nA
"H" level Output current	LD/fout	I _{OH} ^{*4}	V _{CC} = 2.7V	—	—	-1.0	mA
		I _{DOL}	V _{CC} = 2.7V	1.0	—	—	

(Continued)

(Continued)

($V_{CC} = 2.4$ to 3.6 V, $T_a = -40$ to $+85^\circ C$)

Parameter	Symbol	Condition	Value			Unit		
			Min.	Typ.	Max.			
"H"level Output current	I_{DOH}^{*4} I_{DOL}^{*8} I_{DORX}	$V_{CC}=2.7$ V $V_{DOH}=V_{CC}/2$ $T_a=25^\circ C$	CS bit = "1" CS bit = "0"	-8.2 -2.2	-6.0 -1.5	-4.1 -0.8	mA	
		$V_{CC}=2.7$ V $V_{DOL}=V_{CC}/2$ $T_a=25^\circ C$	CS bit = "1" CS bit = "0"	4.1 0.8	6.0 1.5	8.2 2.2		
Charge pump current rate	I_{DOL}/I_{DOH}	I_{DOMT}^{*5}	$V_{DO}=V_{CC}/2$		-	3	10	%
	vs V_{DO}	I_{DOVD}^{*6}	$0.5V \leq V_{DO} \leq V_{CC}-0.5V$		-	10	15	%
	vs T_a	I_{DOTA}^{*7}	$-40^\circ C \leq T_a \leq 85^\circ C$, $V_{DO}=V_{CC}/2$		-	5	10	%

*1: Conditions; fosc=12.8MHz, $T_a = 25^\circ C$, SW="L" in locking state.

*2: $V_{CC}=2.7$ V, fosc=12.8MHz, $T_a = 25^\circ C$, in power saving mode.

*3: AC coupling. 1000pF capacitor is connected under the condition of min. operating frequency.

*4: The symbol "-"(minus) means direction of current flow.


*5: $V_{CC}=3.0$ V, $T_a=25^\circ C$ $(|I_3| - |I_4|) / [|I_3| + |I_4|] / 2 \times 100\% \text{ (Applied to each } I_{DOL}, I_{DOH})$

*6: $V_{CC}=3.0$ V, $T_a=25^\circ C$ $[(|I_2| - |I_1|) / 2] / [|I_1| + |I_2|] / 2 \times 100\% \text{ (Applied to each } I_{DOL}, I_{DOH})$

*7: $V_{CC}=3.0$ V, $[(|I_{DO(85C)}| - |I_{DO(-40C)}|) / 2] / [(|I_{DO(85C)}| + |I_{DO(-40C)}|) / 2] \times 100\% \text{ (Applied to each } I_{DOL}, I_{DOH})$

*8: When Charge pump current is measured, set LDS="0", T1="0" and T2="1".

*9: $PS_{IF}=PS_{RF}=GND$ ($V_{IL}=GND$ and $V_{IH}=V_{CC}$ for Clock, Data, LE)



■ FUNCTIONAL DESCRIPTIONS

The divide ratio can be calculated using the following equation:

$$f_{VCO} = \{(P \times N) + A\} \times 4 \times f_{OSC} \div R$$

f_{vco}: Output frequency of external voltage controlled oscillator (VCO)

P: Preset divide ratio of dual modulus prescaler (4 or 8 for IF-PLL, 16 or 32 for RF-PLL)

N: Preset divide ratio of binary 13-bit programmable counter (3 to 8191)

A: Preset divide ratio of binary 5-bit programmable counter (0≤A≤31; condition:A < N)

fosc: Reference oscillation frequency

R: Preset divide ratio of binary 14-bit programmable reference counter (3 to 16,383)

Serial Data Input

Serial data is entered using three pins, Data pin, Clock pin, and LE pin. Programmable dividers of IF/RF-PLL sections, programmable reference dividers of IF/RF-PLL sections are controlled individually.

Serial data of binary data is entered through Data pin.

Serial data or binary data is converted through logic. Data pin On a rising edge of clock, one bit of serial data is transferred into the shift register. On a rising edge of load enable signal , the data stored in the shift register is transferred to one of latch of them depending upon the control bit data setting.

Table1. Control Bit

Control bit		Destination of serial data
CN1	CN2	
0	0	The programmable reference counter for the IF-PLL.
1	0	The programmable reference counter for the RF-PLL.
0	1	The programmable counter and the swallow counter for the IF-PLL
1	1	The programmable counter and the swallow counter for the RF-PLL

Shift Register Configuration

Programmable Reference Counter																						
LSB												MSB										
Data Flow →																						
1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23
C N 1	C N 2	T 1	T 2	R 1	R 2	R 3	R 4	R 5	R 6	R 7	R 8	R 9	R 10	R 11	R 12	R 13	R 14	C S	X	X	X	X

Programmable Counter																							
Data Flow →																							
LSB	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	MSB
C N 1	C N 2	L D S	S W IF/RF	F C 1	A 2	A 3	A 4	A 5	N 1	N 2	N 3	N 4	N 5	N 6	N 7	N 8	N 9	N 10	N 11	N 12	N 13		
CN1, 2	: Control bit																						[Table. 1]
N1 to N11	: Divide ratio setting bits for the programmable counter (3 to 8191)																						[Table. 4]
A1 to A7	: Divide ratio setting bits for the swallow counter (0 to 31)																						[Table. 5]
SWIF/RF	: Divide ratio setting bit for the prescaler (4 or 8 for the SWIF, 16 or 32 for the SWRF)																						[Table. 6]
FCIF/RF	: Phase control bit for the phase detector(IF : FCIF, RF : FCRF)																						[Table. 7]
LDS	: LD/fout signal select bit																						[Table. 3]
NOTE: Data input with MSB first.																							

Table2. Binary 14-bit Programmable Reference Counter Data Setting

Divide ratio (R)	R ₁₄	R ₁₃	R ₁₂	R ₁₁	R ₁₀	R ₉	R ₈	R ₇	R ₆	R ₅	R ₄	R ₃	R ₂	R ₁	
3	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1
4	0	0	0	0	0	0	0	0	0	0	0	1	0	0	
.
16383	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Note: • Divide ratio less than 3 is prohibited.

Table.3 LD/fout output Selectable Bit Setting

LD/fout pin state	LDS	T1	T2
LD output	0	0	0
	0	1	0
	0	1	1
fout output	friF	1	0
	frrF	1	1
	fpiF	1	0
	fprF	1	1

Table.4 Binary 13-bit Programmable Counter Data Setting

Divide ratio (N)	N ₁₃	N ₁₂	N ₁₁	N ₁₀	N ₉	N ₈	N ₇	N ₆	N ₅	N ₄	N ₃	N ₂	N ₁
3	0	0	0	0	0	0	0	0	0	0	0	1	1
4	0	0	0	0	0	0	0	0	0	0	1	0	0
.
8191	1	1	1	1	1	1	1	1	1	1	1	1	1

Note: • Divide ratio less than 3 is prohibited.

Table.5 Binary 5-bit Swallow Counter Data Setting

Divide ratio (N)	A ₅	A ₄	A ₃	A ₂	A ₁
0	0	0	0	0	0
1	0	0	0	0	1
.
31	1	1	1	1	1

Note: • Divide ratio (A) range = 0 to 31

Table. 6 Prescaler Data Setting

		SW = "1"	SW = "0"
Prescaler divide ratio	IF-PLL	4/5	8/9
	RF-PLL	16/17	32/33

Table. 7 Phase Comparator Phase Switching Data Setting

	FC _{IF,RF} = 1	FC _{IF,RF} = 0
	Do _{IF,RF}	
fr > fp	H	L
fr = fp	Z	Z
fr < fp	L	H
VCO polarity	1	2

Note: • Z = High-impedance
• Depending upon the VCO and LPF polarity,
FC bit should be set.




Table. 8 Charge Pump Current Setting

CS	Current value
1	± 6.0 mA
0	± 1.5 mA

4. Power Saving Mode (Intermittent Mode Control Circuit)

Table 9. PS Pin Setting

PS pin	Status
H	Normal mode
L	Power saving mode

The intermittent mode control circuit reduces the PLL power consumption.

By setting the PS pin low, the device enters into the power saving mode, reducing the current consumption. See the Electrical Characteristics chart for the specific value.

The phase detector output, Do, becomes high impedance.

For the single PLL, the lock detector, LD, remains high, indicating a locked condition.

For the dual PLL, the lock detector, LD, is as shown in the LD Output Logic table.


Setting the PS pin high, releases the power saving mode, and the device works normally.

The intermittent mode control circuit also ensures a smooth startup when the device returns to normal operation. When the PLL is returned to normal operation, the phase comparator output signal is unpredictable. This is because of the unknown relationship between the comparison frequency (fp) and the reference frequency (fr) which can cause a major change in the comparator output, resulting in a VCO frequency jump and an increase in lockup time.


To prevent a major VCO frequency jump, the intermittent mode control circuit limits the magnitude of the error signal from the phase detector when it returns to normal operation.

Note: When power (V_{cc}) is first applied, the device must be in standby mode.


Note: • PS pin must be set at “L” for Power ON.



■ SERIAL DATA INPUT TIMING



■ PHASE DETECTOR OUTPUT WAVEFORM




LD Output Logic Table


IF-PLL section	RF-PLL section	LD output
Locking state / Power saving state	Locking state / Power saving state	H
Locking state / Power saving state	Unlocking state	L
Unlocking state	Locking state / Power saving state	L
Unlocking state	Unlocking state	L

- Note:
- Phase error detection range = -2π to $+2\pi$
 - Pulses on $Do_{IF/RF}$ signals are output to prevent dead zone.
 - LD output becomes low when phase error is t_{WU} or more.
 - LD output becomes high when phase error is t_{WL} or less and continues to be so for three cycles or more.
 - t_{WU} and t_{WL} depend on OSCin input frequency as follows.
 $t_{WU} \geq 2/f_{osc}$: i.e. $t_{WU} \geq 200\text{ns}$ when $f_{osc} = 10\text{ MHz}$
 $t_{WL} \leq 4/f_{osc}$: i.e. $t_{WL} \leq 400\text{ns}$ when $f_{osc} = 10\text{ MHz}$

■ TEST CIRCUIT (for Measuring Input Sensitivity fin/OSCin)



■ APPLICATION EXAMPLE



Clock, Data, LE: Schmitt trigger circuit is provided (insert a pull-down or pull-up resistor to prevent oscillation when open-circuited in the input).

■ PACKAGE DIMENSION

