

MB81C4256A-70L/-80L/-10L

CMOS 256K x 4 BIT FAST PAGE MODE LOW POWER DRAM

CMOS 262,144 x 4 Bit Fast Page Mode Low Power DRAM

The Fujitsu MB81C4256A is a CMOS, fully decoded dynamic RAM organized as 262,144 words x 4 bits. The MB81C4256A has been designed for mainframe memories, buffer memories, and video image memories requiring high speed and high-bandwidth output with low power dissipation, as well as for memory systems of handheld computers which need very low power dissipation.

Fujitsu's advanced three-dimensional stacked capacitor cell technology gives the MB81C4256A high Q-ray soft error immunity and extended refresh time.

CMOS technology is used in the peripheral circuits to provide low power dissipation and high speed operation.

Features


Parameter	MB81C4256A -70L	MB81C4256A -80L	MB81C4256A -10L				
RAS Access Time	70ns max.	80ns max.	100ns max.				
Randam Cycle Time	125ns min.	140ns min.	170ns min.				
Address Access Time	35ns max.	40ns max.	50ns max.				
CAS Access Time	20ns max.	20ns max.	25ns max.				
Fast Page Mode Cycle Time	45ns min.	45ns min.	55ns min.				
Low Power Dissipation Operating current	374mW max.	341mW max.	297mW max.				
Standby current	5.5mW max. (TTL level) / 1.4mW max. (CMOS level)						

- 262 144 words x 4 bits organization
- Silicon gate, CMOS, 3D–Stacked Capacitor Cell
- · All input and output are TTL compatible
- 512 refresh cycles every 64 ms
- Early write or OE controlled write capability
- RAS only, CAS-before-RAS, or Hidden Refresh
- Fast page Mode, Read--Modify-Write capacity
- On chip substrate bias generator for high performance


Absolute Maximum Ratings (See Note)

Parameter	Symbol	Value	Unit
Voltage at any pin relative to VSS	VIN, VOUT	-1 to +7	٧
Voltage of V _{CC} supply relative to VSS	Vcc	-1 to +7	٧
Power Dissipation	PD	1.0	W
Short Circuit Output Current		50	mA
Storage Temperature	Tstg	-55 to +125	°c

NOTE: Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.




avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.



CAPACITANCE (T_A= 25°C, f = 1MHz)

Parameter	Symbol	Тур	Max	Unit
Input Capacitance, A0 to A8	C _{IN1}		5	pF
Input Capacitance, RAS, CAS, WE, OE	C _{IN2}	_	5	ρF
Input/Output Capacitance, DQ1 to DQ4	C _{DQ}		6	ρF

PIN ASSIGNMENTS AND DESCRIPTIONS



RECOMMENDED OPERATING CONDITIONS

Parameter	Notes	Symbol	Min	Тур	Max	Unit	Ambient Operating Temp
Supply Voltage		V _{cc}	4.5	5.0	5.5		
	اللا	V _{SS}	0	0	0	1	
Input High Voltage, all inputs	1	VIH	2.4	_	6.5	٧	0 °C to +70 °C
Input Low Voltage, all inputs	1	VIL	-2.0	_	0.8	٧	
Input Low Voltage, DQ(*)	1	VILD	-1.0	_	0.8	٧	

^{*:} Undershoots of up to -2.0 volts with a pulse width not exceeding 20ns are acceptable.

FUNCTIONAL OPERATION

ADDRESS INPUTS

Eighteen input bits are required to decode any four of 1,048,576 celladdresses in the memory matrix. Since only nine address bits are available, the column and row inputs are separately strobed by CAS and RAS as shown in Figure 1. First, nine row address bits are input on pins A0—through—A8 and latched with the row address strobe (RAS) then, nine column address bits are input and latched with the column address strobe (CAS). Both row and column addresses must be stable on or before the fallingedge of CAS and RAS, respectively. The address latches are of the flow—through type; thus, address information appearing after trank (min)+ tr is automatically treated as the column address.

WRITE ENABLE

The read or write mode is determined by the logic state of WE. When WE is active Low, a write cycle is initiated; when WE is High, a read cycle is selected. During the read mode, input data is ignored.

DATA INPUT

Input data is written into memory in either of three basic ways—an early write cycle, an \overline{OE} (delayed) write cycle, and a read—modify—write cycle. The falling edge of \overline{WE} or \overline{CAS} , whichever is later, serves as the input data—latch strobe. In an early write cycle, the input data (DQ1-DQ4) is strobed by \overline{CAS} and the setup/hold times are referenced to \overline{CAS} because \overline{WE} goes Low before \overline{CAS} . In a delayed write or a read—modify—write cycle, \overline{WE} goes Low after \overline{CAS} ; thus, input data is strobed by \overline{WE} and all setup/hold times are referenced to the write—enable signal.

DATA OUTPUT

The three-state buffers are TTL compatible with a fanout of two TTL loads. Polarity of the output data is identical to that of the input; the output buffers remain in the high-impedance state until the column address strobe goes Low. When a read or read-modify-write cycle is executed, valid outputs are obtained under the following conditions:

tRAC: from the falling edge of RAS when tRCD (max) is satisfied.

tCAC: from the falling edge of CAS when tRCD is greater than tRCD, tRAD (max).

tAA : from column address input when tRAD is greater than tRAD (max).

tOEA: from the falling edge of OE when OE is brought Low after trac, tcac, or taa.

The data remains valid until either CAS or OE returns to a High logic level. When an early write is executed, the output buffers remain in a high-impedance state during the entire cycle.

DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

Notes 3

			ss otherwise noted)		Yelues			
Perami	er Notes	Symbol	Conditions	Min	Тур	Max	Unit	
Output high voltage		V _{DH}	I _{OH} ≖-5 mA	2.4	-		v	
Output low voltage		V _{OL}	I _{OL} = 4.2 mA	_		0.4		
Input leakage current	(any input)	l _{I(L)}	0V≤V _{IN} ≤ 5.5V; 4.5V≤V _{CC} ≤ 5.5V; V _{SS} = 0V; All other pins under test = 0V	-10	_	10	μА	
Output leakage currer	nt	1 _{O(L)}	0V≤V _{OUT} ≤ 5.5V; Data out disabled	-10	-	10		
	MB81C4256A-70L					68		
Operating current (Average Power supply Current)	MB81C4256A-80L	I _{CC1}	RAS & CAS cycling; tac = min	_	_	62	mA	
supply Current)	MB81C4256A-10L					54		
Standby current	TTL level		RAS = CAS =V _{IH}			1.0		
(Power supply current)	CMOS level	1 _{CC2}	RAS = CAS ≥ V _{CC} -0.2V] -	_	0.25	mA	
	MB81C4256A-70L		CAS = VH, RAS cycling; trc = min	_		68		
Refresh current #1 (Average power sup-	MB81C4256A-80L	I _{CC3}				62	mA	
ply current) 2	MB81C4256A-10L					54		
	MB81C4256A-70L		RAS =VIL, CAS cycling; tpc = min	_		56		
Fast Page Mode current 2	MB81C4256A-80L	I _{CC4}			_	56	mA	
	MB81C4256A-10L					46		
	MB81C4256A-70L		RAS cycling;			68		
Refresh current #2 (Average power supply current)	MB81C4256A-80L	l _{CC5}	CAS-before-RAS;		_	62	mA	
phy current) 2	MB81C4256A-10L		enc = Imil			54		
Battery Back up current (Average power	MB81C4256A-70L		RAS cycling ; CAS-before-RAS ;					
	MB81C4256A-80L	1 _{cce}	t _{RC} =125 μs, t _{RAS} =min. to 1 μs, DQ1 to 4 ≥ Vcc -0.2V or ≤ 0.2V or Open		_	250	μА	
supply current)	MB81C4256A-10L		Other pin ≥Vcc–0.2V or ≤ 0.2V					

AC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Notes 3, 4, 5

No.	No. Parameter Notes			C4258A 70L		IC4256A BOL		1C4256A -10L	Unit
			Min	Max	Min	Max	Min	Max	
1	Time Between Refresh	t _{REF}	-	64	_	64	<u> </u>	64	ms
2	Random Read/Write Cycle Time	t _{RC}	125		140	-	170	_	ns
3	Read-Modify-Write Cycle Time	t _{RWC}	165	_	190		230		ns
4	Access Time from RAS 6,9	tRAC		70		80	_	100	ns
5	Access Time from CAS 7,9	t _{CAC}	_	20		20		25	ns
6	Column Address Access Time 8,9	t _{AA}		35		40		50	ńs
7	Output Hold Time	t _{oh}	0		0		0		ns
8	Output Buffer Turn On Delay Time	t _{ON}	0		0		0	_	ńs
9	Output Buffer Turn off Delay Time 10	toff		15		20		20	ns
10	Transition Time	t _T	2	50	2	50	2	50	ns
11	RAS Precharge Time	t _{RP}	45	—	50		60	_	ns
12	RAS Pulse Width	t RAS	70	100000	80	100000	100	100000	ns
13	RAS Hold Time	t _{RSH}	20	_	20	_	25	_	กร
14	CAS to RAS Precharge Time	t _{CRP}	٥		0	_	0	_	ns .
15	RAS to CAS Delay Time [11,12]	t _{RCD}	20	50	20	60	25	75	ns
16	CAS Pulse Width	tCAS	20	_	20		25	_	ns
17	CAS Hold Time	t _{CSH}	70	_	80	_	100	_	ns
18	CAS Precharge Time (C-B-R cycle) 19	t _{CPN}	10	_	10		10	_	ns
19	Row Address Set Up Time	tASR	0	_	0	_	0	_	ns
20	Row Address Hold Time	t _{RAH}	10	_	10	_	15		ns
21	Column Address Set Up Time	t ASC	0	_	0	_	0	_	ns
22	Column Address Hold Time	t _{CAH}	12	_	15	_	15	_	ns
23	RAS to Column Address Delay Time 13	t RAD	15	35	15	40	20	50	пѕ
24	Column Address to RAS Lead Time	t RAL	35	_	40	_	50		ns
25	Read Command Set Up Time	t _{RCS}	0	-	0	_	0	_	ns
26	Read Command Hold Time Referenced to RAS	t _{RRH}	0	_	0	_	0	_	пѕ
27	Read Command Hold Time Referenced to CAS	t _{RCH}	0	_	0	_	0	_	ns
28	Write Command Set Up Time 15	twcs	0	_	0	_	0		ns
29	Write Command Hold Time	twch	10	_	12		15		ns
30	WE Pulse Width	t _{WP}	10		12	_	15		ns
31	Write Command to RAS Lead Time	t _{RWL}	15		20		25		ns
32	Write Command to CAS Lead Time	t _{CWL}	12	_	15	_	20	_	ns
33	DIN set Up Time	t _{DS}	0		0		0		ns
34	DIN Hold Time	t _{DH}	10	_	12		15		ns

AC CHARACTERISTICS (Continued)

(At recommended operating conditions unless otherwise noted.) Notes 3, 4, 5


No.	Parameter Notes	Symbol		C4258A OL	MB81 -8	C4256A OL	MB81	C4256A OL	Unit
		*,	Min	Max	Min	Max	Min	Max	
35	RAS Precharge time to CAS Active Time (Refresh cycles)	t _{RPC}	0	_	0	_	0	_	ns
36	CAS Set Up Time for CAS-before- RAS Refresh	t _{CSR}	0	_	0		0	_	ns
37	CAS Hold Time for CAS-before— RAS Refresh	t _{CHR}	10	_	12		15	_	ns
38	Access Time from OE 9	t OEA	_	20	_	20	_	20	ns
39	Output Buffer Turn Off Delay 10 from OE	t _{OEZ}		15	_	20	_	25	ns
40	OE to RAS Lead Time for Valid Data	t _{OEL}	10		10	_	10	_	ns
41	OE Hold Time Referenced to WE 16	t _{OEH}	0	_	0		0	_	ns
42	OE to Data In Delay Time	t _{OED}	15		20	_ _	25	-	ns
43	DiN to CAS Delay Time 17	t _{DZC}	0		0		0		ns
44	DIN to OE Delay Time 17	t _{DZO}	0	_	0	_	0		ns
50	Fast Page Mode Read/Write Cycle Time	t _{PC}	45	_	45	_	55	_	ns
51	Fast Page Mode Read-Modify-Write Cycle Time	t PRWC	82	_	90	_	110		ns
52	Access Time from CAS Precharge 9,18	t _{CPA}		40	_	40		50	ns
53	Fast Page Mode CAS Precharge Time	t _{CP}	10	_	10		10		ns

Notes:

- 1. Referenced to VSS
- Icc depends on the output load conditions and cycle rates; The specified values are obtained with the output open.
 Icc depends on the number of address change as RAS = VIL and CAS = VIH.
 Icc1, Icc3 and Iccs are specified at one time of address change during RAS = VIL and CAS = VIH.
 - Icca is specified at one time of address change during RAS = VIL and CAS = VIH.
- An Initial pause (RAS = CAS = VIH) of 200µs is required after power-up followed by any eight RAS -only cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of eight CAS -before-RAS initialization cycles instead of 8 RAS cycles are required.
- 4. AC characteristics assume tr = 5ns
- V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also transition times are measured between V_{IH} (min) and V_{IL} (max).
- Assumes that tRCD≤ tRCD (max), tRAD≤ tRAD (max). If tRCD is greater than the maximum recommended value shown in this table, tRAC will be increased by the amount that tRCD exceeds the value shown. Refer to Fig. 2 and 3.
- Assumes that tRCD≥ tRCD (max), tRAD≥ tRAD (max). If tasc≥ taa - tcac - t r, access time is tcac.
- If tRAD ≥ tRAD (max) and tASC ≤ tAA tCAC t T, access time is t AA.

- Measured with a load equivalent to two TTL loads and 100 pF.
- toff and toez is specified that output buffer change to high impedance state.
- 11. Operation within the tRCD (max) limit ensures that tRAC (max) can be met. tRCD (max) is specified as a reference point only; if tRCD is greater than the specified tRCD (max) limit, access time is controlled exclusively by tCAC or t AA.
- 12. trod (min) = trah (min)+ 2tT + tasc (min)
- 13. Operation within the trad (max) limit ensures that trac (max) can be met. trad (max) is specified as a reference point only; if trad is greater than the specified trad (max) limit, access time is controlled exclusively by trac or trad.
- 14. Either trach or trach must be satisfied for a read cycle.
- 15. twos is specified as a reference point only. If twos ≥ twos (min) the data output pin will remain High-Z state through entire cycle.
- 16. Assumes that twcs < twcs (min)
- 17. Either tozo or tozo must be satisfied.
- tcpa is access time from the selection of a new column address (that is caused by changing CAS from "L" to "H"). Therefore, if tcp is shortened, tcpa is longer than tcpa (max).
- 19. Assumes that CAS -before-RAS refresh only.


1-121



FUNCTIONAL TRUTH TABLE

Operation Mode		Clock Input			Ado	Address		Input Data								Note
	RAS	CAS	₩E	ŌĒ	Row	Column	Input	Output								
Standby	н	н	х	х	_		<u> </u>	HighZ								
Read Cycle	L	L	Ħ	L	Valid	Valid		Valid	Yes *	trcs≥trcs (min)						
Write Cycle (Early Write)	L	L	L	х	Valid	Valid	Valid	High–Z	Yes *	twcs <u>≥</u> twcs (min)						
Read-Modify- Write Cycle	L	L	H→L	L→H	Valid	Valid	Valid	Valid	Yes *							
RAS-only Refresh Cycle	L	н	x	x	Valid	_	_	High-Z	Yes							
CAS-before- RAS Refresh Cycle	L	L	х	×	1	_		High–Z	Yes	tcsя <u>≥</u> twcsя (min)						
Hidden Refresh	H→L	L	х	L	_	_		Valid	Yes	Previous data is kept.						

X; "H" or "L"
"; It is impossible in Fast Page Mode




To implement a read operation, a valid address is latched in by the RAS and CAS address strobes and with WE set to a High level and OE set to a low level, the output is valid once the memory access time has elapsed. The access time is determined by RAS(tRAC), CAS(tCAC), OE (tOEA) or column addresses (tAA) under the following conditions:

If tRCD > tRCD (max), access time = tCAC.


If tRAD > tRAD (max), access time = tAA.


If \overline{OE} is brought Low after tRAC, tCAC, or tAA (which ever occurs later), access time = tOEA. However, if either \overline{OAS} or \overline{OE} goes High, the output returns to a high-impedance state after tOH is satisfied.





DESCRIPTION


A write cycle is similar to a read cycle except $\overline{\text{WE}}$ is set to a Low state and $\overline{\text{OE}}$ is a "H" or "L" signal. A write cycle can be implemented in either of three ways – early write, $\overline{\text{OE}}$ write (delayed write), or read–modify–write. During all write cycles, timing parameters tRWL, tCWL and tRAL must be satisfied. In the early write cycle shown above tWCS satisfied, data on the DQ pin is latched with the falling edge of $\overline{\text{CAS}}$ and written into memory.



















Refresh of RAM memory cells is accomplished by performing aread, a write, or a read-modify-write cycle at each of 512 row addresses every 8.2—milliseconds. Three refresh modes are available: RAS—only refresh, CAS-before-RAS refresh, and hidden refresh.

RAS—only refresh is performed by keeping RAS Low and CAS High throughout the cycle; the row address to be refreshed is latched on the falling edge of RAS. During RAS—only refresh, Dout pin is kept in a high-impedance state.



CAS-before-RAS refresh is an on-chip refresh capability that eliminates the need for external refresh addresses. If CAS is held Low for the specified setup time (tcsn) before RAS goes Low, the on-chip refresh control clock generators and refresh address counter are enabled. An internal refresh operation automatically occurs and the refresh address counter is internally incremented in preparation for the next CAS-before-RAS refresh operation.






Fig. 15 - CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE

A special timing sequence using the CAS-before-RAS refresh counter test cycle provides a convenient method to verify the functionality of CAS-before-RAS refresh circuitry. If, after a CAS-before-RAS refresh cycle. CAS makes a transition from High to Low while RAS is held Low, read and write operations are enabled as shown above. Row and column addresses are defined as follows:

Row Address: Bits A0 through A8 are defined by the on-chip refresh counter.

Column Address: Bits A0 through A8 are defined by latching levels on A0-A8 at the second falling edge of CAS.

The CAS-before-RAS Counter Test procedure is as follows;

- 1) Initialize the internal refresh address counter by using 8 CAS-before-RAS refresh cycles.
- 2) Use the same column address throughout the test.
- 3) Write "0" to all 512 row addresses (DQ1 to DQ4) at the same column address by using normal write cycles.
- 4) Read "0" written in procedure 3) and check; simultaneously write "1" to the same addresses by using CAS—before—RAS refresh counter test (read—modify—write cycles). Repeat this procedure 512 times with addresses generated by the internal refresh address counter.
- 5) Read and check data written in procedure 4) by using normal read cycle for all 512 (DQ1 to DQ4) memory locations.
- 6) Complement test pattern and repeat procedures 3), 4), and 5).

(At recommended operating conditions unless otherwise noted.)

No.	Parameter	Symbol	MB81 7	C4256A 'OL	MB81 -8	C4256A 0L	C4256A OL Unit		
	=	•	Min	Max	Min	Max	Min	Max	
90	Access Time from CAS	t FCAC	_	45		50		60	ns
91	CAS Precharge Time	t _{CPT}	20	_	20	_	20		ns

Note . Assumes that CAS-before-RAS refresh counter test cycle only


PACKAGE DIMENSIONS

(Suffix:-P) 20-LEAD PLASTIC DUAL IN-LINE PACKAGE (CASE No.: DIP-20P-M03) $.968^{+.008}_{-.012}(24.59^{+0.20}_{-0.30})$ 15°MAX INDEX-1 .300(7.62) TYP .283±.006 (7.20±0.15) INDEX-2 .010+.004 .032+.012 (1.20 ±0.30) $(0.25^{+0.11}_{-0.01})$.197(5.00)MAX .125(3.18)MiN .018 +.006 .100(2.54) .020(0.51)MIN .050(1.27)(0.45 +0.14) -0.05 MAX Dimensions in inches (millimeters) ©1991 FUJITSU LIMITED D20011S-1C


(Suffix:-PJ) **26-LEAD PLASTIC LEADED CHIP CARRIER** (CASE No.: LCC-26P-M04) .140(3.55)MAX .089(2.25)NOM *.675±.005 .025(0.64)MIN (17.15±0.13) (22) .332±.005 .300(7.62) (8.43±0.13) .268±.020 (6.81±0.51) INDEX NÒM LEAD No. (1) Details of "A" part 100(2.54) .050±.005 TYP .032(0.81) MAX (1.27 ± 0.13) .600(15.24)REF "A" .017生.004 (0.43±0.10) .004(0.10) Note: 1. *: This dimension includes resin protrusion. (Each side: .006(0.15)MAX) 2. Although this package has 20 leads only, its pin positions are the same as that of 26-lead package.

3. Dimensions in inches (millimeters) ©1991 FUJITSU LIMITED C26054S-1C

(Suffix:-PSZ)



(Suffix: - PFTN)



(Suffix: - PFTR)

