

Description

The µPD27C2001 is a 2,097,152-bit ultraviolet erasable EPROM fabricated with double-polysilicon CMOS technology for a substantial savings in both operating and standby power. The device is organized as 262,144 words by 8 bits and operates from a single +5-volt power supply.

The $\mu PD27C2001$ has a single-location programming feature, three-state ouputs, and fully TTL-compatible inputs and outpus. It also has a program voltage (V_{PP}) of 12.5 volts and is available in a 32-pin cerdip with quartz window.

Features


- □ 262,144 x 8-bit organization
- Ultraviolet erasable and electrically programmable
- High-speed page or byte programming
- Low power dissipation
 - 30 mA max (active)
 - 100 µA max (standby)
- TTL-compatible I/O for reading and programming
- □ Single +5-volt power supply
- Double-polysilicon CMOS technology
- 32-pin cerdip packaging with quartz window
- □ JEDEC-compatible pinout

Ordering Information

Part Number	Access Time (max)	Package		
μPD27C2001D-15	150 ns	32-pin cerdip with		
D-17	170 ns	quartz window		
D-20	200 ns	•		

Pin Configuration

32-Pin Cerdio



Pin Identification

	Function
A ₀ - A ₁₇	Address inputs
00 - 07	Data outputs
CE	Chip enable
ŌĒ	Output enable
PGM	Program
GND	Ground
V _{CC}	+5-volt power supply
V _{PP}	Program voltage
<	Data Sheet A.V.
MAN	•



Absolute Maximum Ratings

AND COLUMN THE PROPERTY OF	
Power supply voltage, V _{CC}	-0.6 to +7.0 V
Input voltage, V _{IN}	-0.6 to + 7.0 V
Input voltage, A ₉	-0.6 to +13.5 V
Output voltage, V _{OUT}	-0.6 to +7.0 V
Operating temperature, TOPR	−10 to +80°C
Storage temperature, T _{STG}	-65 to + 125°C
Program voltage, Vpp	-0.6 to +13.5 V

Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The device should be operated within the limits specified under DC and AC Characteristics.

Capacitance

 $T_A = 25$ °C; f = 1 MHz; V_{IN} and $V_{OUT} = 0$ V

Parameter	Symbol	Min	Тур	Max	Unit
Input capacitance	C _{IN}			14	pF
Output capacitance	Соит			16	pF


Truth Table

Truth lable	CE	ŌĒ	PGM	V _{PP}	Vcc	Outputs
Read	V _{IL}	V _{IL}	V _{IH}	5.0 V	5.0 V	D _{OUT}
Output disable	V _{IL}	V _{IH}	X	5.0 V	5.0 V	High-Z
Standby	V _{IH}	X	X	5.0 V	5.0 V	High-Z
Page data latch	V _{iH}	V _{IL}	V _{IH}	12.5 V	6.5 V	D _{IN}
Page program	VIH	V _{IH}	V _{IL}	12.5 V	6.5 V	High-Z
Byte program	V _{IL}	V _{IH}	V _{IL}	12.5 V	6.5 V	D _{IN}
Program verify	V _{IL}	V _{IL}	V _{IH}	12.5 V	6.5 V	D _{OUT}
Program inhibit X	X	VIL	V _{IL}	12.5 V	6.5 V	High-Z
	X	V _{IH}	VIH	-		

Notes:

- (1) $X = V_{iL}$ or V_{iH} .
- (2) In read operation, \overline{PGM} must be set to V_{IH} at all times, or for at least 2 μs before \overline{OE} or \overline{CE} returns to V_{IH} .

Block Diagram





Parameter	Symbol	Min	Тур	Max	Unit
Read Operation or Stand	dby				
Supply voltage	V _{CC}	4.5	5.0	5.5	٧
	V _{PP}	V _{CC} - 0.6	Vcc	V _{CC} + 0.6	٧
Input voltage, high	ViH	2.0	·	V _{CC} + 0.3	٧
Input voltage, low	V _{IL}	-0.3		0.8	٧
Operating temperature	T _A	0		70	°C
Programming Operation					
Supply voltage	Vcc	6.25	6.5	6.75	V
	V _{PP}	12.2	12.5	12.8	٧
Input voltage, high	ViH	2.4		V _{CC} + 0.3	٧
input voltage, low	V _{IL}	-0.3		0.8	٧
Operating temperature	T _A	20	25	30	°C

DC Characteristics

 $T_A = 0 \text{ to } +70^{\circ}\text{C}; V_{CC} = +5.0 \text{ V} \pm 10\%; V_{PP} = V_{CC} \pm 0.6 \text{ V}$

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Read Operation						
Output voltage, high	V _{OH1}	2.4			V	I _{OH} = -400 μA
	V _{OH2}	V _{CC} - 0.7			٧	I _{OH} = -100 μA
Output voltage, low	V _{OL}			0.45	٧	I _{OL} = 2.1 mA
Output leakage current	lLO	·		10	μΑ	V _{OUT} = 0 V to V _{CC} ; $\overline{\text{OE}}$ = V _{IH}
Input leakage current	l _{L1}			10	μΑ	V _{IN} = 0 V to V _{CC}
V _{PP} current	lpp		1	100	μΑ	V _{PP} = V _{CC}
V _{CC} current (active)	I _{CCA1}			30	mA	CE = V _{IL} ; V _{IN} = V _{IH}
	I _{CCA2}			30	mA	$f = 6.7 \text{ MHz}; I_{OUT} = 0 \text{ mA}$
V _{CC} current (standby)	lccs1			1	mA	CE = V _{IH} min
	lccs2		1	100	μΑ	CE = V _{CC} ; V _{IN} = 0 V to V _{CC}

DC Characteristics (cont) $T_A = 25 \pm 5^{\circ}C; V_{CC} = +6.5 \text{ V} \pm 0.25; V_{PP} = +12.5 \text{ V} \pm 0.3$

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Programming Operat	ion		·			
Output voltage, high	V _{OH}	2.4			٧	I _{OH} = -400 μA
Output voltage, low	V _{OL}			0.45	٧	I _{OL} = 2.1 mA
Input leakage current	ILI			10	μΑ	$V_{IN} = V_{IL} \text{ or } V_{IH}$
V _{PP} current	Ipp			50	mA	CE = PGM = V _{IL}
V _{CC} current	lcc			30	mA	

μPD27C2001



AC Characteristics

 $T_A = 0 \text{ to } +70^{\circ}\text{C}; V_{CC} = +5.0 \text{ V} \pm 10\%; V_{PP} = V_{CC} \pm 0.6 \text{ V}$

Parameter		μPD27C2001-15		μPD27C2001-17		μPD27C2001-20			
	Symbol	Min	Max	Min	Max	Min	Max	Unit	Test Conditions
Read Operation									
Address to output delay	tACC		150		170		200	ns	CE = OE = VIL
CE to output delay	t _{CE}		150		170		200	ns	ŌĒ = V _{IL}
OE to output delay	toE		70		70		75	ns	CE = V _{IL}
OE high to output float	t _{DF}	0	55	0	55	0	60	ns	CE = V _{IL} or OE = V
Address to output hold	t _{OH}	0		0		0		ns	CE = OE = VIL

AC Characteristics (cont) $T_A = 25 \pm 5^{\circ}C; V_{CC} = +6.5 V \pm 0.25; V_{PP} = +12.5 V \pm 0.3$


Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Page Programming Operati	on					
Address setup time	t _{AS}	2			μs	
CE setup time	t _{CES}	2			μs	
Data setup time	t _{DS}	2			μs	
Address hold time	t _{AH}	2			μs	
	t _{AHL}	2			με	
	t _{AHV}	0			μs	
Data hold time	t _{DH}	2			μs	
OE to output float time	t _{DF}	0		130	ns	
V _{PP} setup time	t _{VPS}	2			μs	
V _{CC} setup time	t _{VCS}	2			μs	
Program pulse width	t _{PW}	0.095	0.1	0.105	ms	
OE setup time	toes	2			μs	
OE to output delay	t _{OE}			150	ns	
OE pulse width during data latch	t _{IJV}	1			μs	
PGM setup time	t _{PGMS}	2			μs	<u></u>
CE hold time	tCEH	2			μs	
OE hold time	toeh	2			μs	

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Byte Programming Ope	ration				· · · · · · · · · · · · · · · · · · ·	
Address setup time	t _{AS}	2			μs	
OE setup time	toes	2			μs	
Data setup time	t _{DS}	2			με	
Address hold time	t _{AH}	2			με	
Data hold time	t _{DH}	2			μs	
OE to output float time	t _{DF}	0		130	ns	
V _{PP} setup time	t _{VPS}	2			με	
V _{CC} setup time	tvcs	2			με	
Program pulse width	t _{PW}	0.095	0.1	0.105	ms	
CE setup time	[†] CES	2			μѕ	
OE to output delay	t _{OE}			150	ns	

Notes:

 Input pulse levels = 0.45 to 2.4 V; input and output timing reference levels = 0.8 and 2.0 V; input rise and fall times ≤ 20 ns. See figure 1 for output load.

Figure 1. Output Load





PROGRAMMING

Begin programming by erasing all data; this sets all bits high. The μ PD27C2001 is originally shipped in this condition. To enter data, program a low-level TTL signal into the chosen location. Address the first byte or page location and apply valid data at the eight ouput pins. Raise V_{CC} to ± 6.5 V ± 0.25 and then V_{PP} to ± 12.5 V ± 0.3 .

Byte Programming

 $\overline{\text{CE}}$ should be set low and $\overline{\text{OE}}$ high to start programming at the initial byte address. Apply a 0.1-ms program pulse to $\overline{\text{PGM}}$, as shown in the byte programming portion of the timing waveforms. Set $\overline{\text{OE}}$ low to verify the eight bits prior to making a program/no program decision. If the byte is not programmed, apply another 0.1-ms pulse to $\overline{\text{PGM}}$, up to a maximum of 10 times, and input the next address. If the bits are not programmed in 10 tries, reject the device as a program failure. After all addresses are programmed, lower both V_{CC} and V_{PP} to $+5.0 \text{ V} \pm 10\%$ and verify all data again.

Page Programming

For page programming, $\overline{\text{CE}}$ and $\overline{\text{PGM}}$ should be set high. $\overline{\text{OE}}$ pulses low four times to latch the addressed fourbyte, one-page data. Subsequently, $\overline{\text{CE}}$ and $\overline{\text{OE}}$ should be set high and a 0.1-ms program pulse applied to $\overline{\text{PGM}}$, as shown in the page programming portion of the timing waveforms. Verify the data prior to making a program/no program decision. If all four bytes of page data are not programmed, apply another 0.1-ms pulse to $\overline{\text{PGM}}$, up to a maximum of 10 times, and input the next page address. If the page is not programmed in 10 tries, reject the device as a program failure. After all addresses are programmed, lower both V_{CC} and V_{PP} to $+5.0~\text{V} \pm 10\%$ and verify all data again.

Program Inhibit

Use the programming inhibit option to program multiple $\mu PD27C2001s$ connected in parallel. All like inputs except \overline{PGM} and \overline{OE} may be common. Program individual devices by applying a low-level TTL pulse to the \overline{PGM} pin of the device to be programmed. Apply a high-level signal to the \overline{PGM} pins of the other devices to prevent them from being programmed.

Program Verification

To verify that the device is correctly programmed, normal read cycles can be executed with a high logic level applied to the \overline{PGM} pin and a low logic level applied to \overline{CE} and \overline{OE} of the device to be verified. The \overline{CE} or \overline{OE} pins of all other devices should be set high.

Program Erasure

Erase data on the μ PD27C2001 by exposing it to light with a wavelength shorter than 400 nm. Since exposure to direct sunlight or room-level fluorescent light could also erase the data, mask the window to prevent unintentional erasure by ultraviolet rays. Opaque labels are supplied with every device.


Data is typically erased by ultraviolet rays with a wavelength of 254 nm. A minimum integrated dose of 15 W-sec/cm² (ultraviolet lighting intensity multiplied by exposure time) is required to completely erase written data.

Using an ultraviolet lamp rated at 12,000 μ W/cm², it takes approximately 15 to 20 minutes to complete erasure. Place the μ PD27C2001 within 2.5 cm of the lamp tubes and remove any filter on the lamp.



Timing Waveforms

Read Cycle





Timing Waveforms (cont)

Page Programming







Figure 2. Page Programming Flowchart





Timing Waveforms (cont)

Byte Programming Cycle






Figure 3. Byte Programming Flowchart

