DS07-13603-4E

16-bit Proprietary Microcontroller

CMOS

F²MC-16L MB90610A Series

MB90611A/MB90613A

■ DESCRIPTION

MB90610A series includes 16-bit microcontrollers optimally usable for high-speed real-time data processing in consumer appliances and for system control of printer, CD-ROM, celluar phone, copier, etc. The series uses the *F2MC-16L CPU which is based on the F2MC-16 but with enhanced high-level language and task switching instructions and additional addressing modes.

The internal peripheral resources consist of a 3-channel serial port incorporating a UART function (and supporting I/O expansion serial mode), 8-channel 10-bit A/D converter, 2-channel PPG, 2-channel 16-bit reload timer, 8-channel chip select output, and 8-channel external interrupts.

Also, multiplexed or non-multiplexed operation can be selected for the address/data bus.

*: "F2MC is an abbreviation for "Fujitsu Flexible Microcontroller".

■ FEATURES

- F²MC-16L CPU
- Minimum instruction execution time: 62.5 ns/4 MHz oscillation (Uses PLL clock multiplication), maximum multiplier = 4
- Instruction set optimized for controller applications

Upward object code compatibility with F2MC-16 (H)

Wide range of data types (bit/byte/word/long word)

Improved instruction cycles provide increased speed

Additional addressing modes: 23 modes

High code efficiency

Access methods (bank access/linear pointer)

Enhanced multiplication and division instructions (signed instructions added)

High precision operations are enhanced by use of a 32-bit accumulator

Extended intelligent I/O service (access area extended to 64 Kbytes)

Maximum memory space: 16 Mbytes

(Continued)

■ PACKAGE

100-pin Plastic LQFP



(FPT-100P-M05)

100-pin Plastic QFP



(FPT-100P-M06)

(Continued)

• Enhanced high level language (C)/multitasking support instructions

Use of a system stack pointer

Enhanced pointer indirect instructions

Barrel shift instructions

Stack check function

- Improved execution speed: Four byte instruction queue
- Powerful interrupt function
- Automatic data transfer function (does not use instructions)

Internal peripherals

- RAM: 1 Kbyte (MB90611A) 3 Kbytes (MB90613A)
- General purpose ports 8, 16-bit data bus, multiplexed mode : 57 ports max.

16-bit non-multiplexed mode : 41 ports max. 8-bit non-multiplexed mode : 49 ports max.

• UART (SCI): 3 channels


For either asynchronous or clocked serial transfer (I/O expansion serial)


- A/D converter: 8 channels (10-bit)
 8-bit conversion mode also available
- PPG (programmable pulse generator): 2 channels
- 16-bit reload timer: 2 channels
- Chip select output: 8 channels
- External interrupts: 8 channels
- 18-bit timebase timer
 Watchdog timer function
- PLL clock multiplier function
- CPU intermittent operation function
- · Various standby modes
- LQFP-100/QFP-100 package
- CMOS technology

■ PRODUCT LINEUP

Part No. Parameter	MB90611A		MB90613A			
Classification	Mask ROM					
ROM size		_	-			
RAM size	1 Kbyte		3 Kbytes			
CPU functions	Instruction bit length : Instruction length : Data bit length : Minimum instruction execution time :	62.5 ns	oytes 6/32 bits			
Ports	I/O ports (CMOS/TTL): 33 (31 CMOS (N-channel open drain): 8 (16-bit non-Total: 41					
Packages		FPT-100 FPT-100				
UART (SCI)	Three internal UARTs Full-duplex, double-buffered Selectable clock synchronous or asynchronous operation Built-in dedicated baud rate generator					
A/D Converter	 10-bit × 8 channels A/D conversion time : 6.13 μs (98 machine cycles/16 MHz machine clock, includes sample and hold time) Triggers : Software, external, or multi-function timer output (RT0) activation can be selected. Activation modes : Single, scan (continuous conversion of multiple channels), continuous (continuous conversion of one channel), and stop (scan mode with synchronized conversion start) 					
PPG	2 × 8-bit PPG outputs (1 channel PPG output in 16-bit mode))				
16-Bit Reload Timer	16-bit reload timer operation (selectable toggle output, one-shot output) (Selectable count clock: 0.125 μs, 0.5 μs, or 2.0 μs for a 16 MHz machine cycle) Selectable event count function, 2 internal channels					
Chip select	8 outputs					
External interrupts	8 inputs External interrupt mode (Interrupts can be generated from four different types of request signal)					
PLL Function	Selectable multiplier: 1/2/3/4 (Set a mufrequency range.)	ultiplier t	hat does not exceed the assured operation			
Other		_	-			

■ PIN ASSIGNMENT





■ PIN DESCRIPTION

Pin	no.	D'	Circuit	F
LQFP*1	QFP*2	Pin name	type	Function
80 81	82 83	X0 X1	A (Oscilla- tor)	Crystal oscillator pins
83 to 90	85 to 92	D00 to D07	K (TTL)	In non-multiplex mode, the I/O pins for the lower 8 bits of the external data bus.
		AD00 to AD07		In multiplexed mode, the I/O pins for the lower 8 bits of the external address/data bus.
91 to 98	93 to 100	P10 to P17	K (TTL)	General purpose I/O ports This applies in non-multiplexed mode with an 8-bit external data bus.
		P08 to D15		In non-multiplexed mode, the I/O pins for the upper 8 bits of the external data bus This applies when using a 16-bit external data bus.
		AD08 to AD15		In multiplexed mode, the I/O pins for the upper 8 bits of the external address/data bus.
99 100	1 to 8	P20 to P27	B (CMOS)	General purpose I/O ports This applies in multiplexed mode.
1 to 6		A00 to A07		In non-multiplexed mode, the output pins for the lower 8 bits of the external address bus.
7 8	9 10	P30 to P37	B (CMOS)	General purpose I/O ports This applies in multiplexed mode.
10 to 15	12 to 17	A08 to A15		In non-multiplexed mode, the output pins for the upper 8 bits of the external address bus.
16 to 20 22 to 24	18 to 22 24 to 26	P40 to P47	B (CMOS)	General purpose I/O ports This applies when the upper address control register specifies port operation.
		A16 to A23		The output pins for A16 to 23 of the external address bus This applies when the upper address control register specifies address operation.
25 to 28	27 to 30	P70 to P73	H (CMOS/	General purpose I/O ports This applies in all cases.
		INT0 to INT3	H)	External interrupt request input pins As the inputs operate continuously when external interrupts are enabled, output to the pins from other functions must be stopped unless done intentionally.

*1: FPT-100P-M05

(Continued)

*2: FPT-100P-M06

Pin	no.		Circuit	Franchica			
LQFP*1	QFP*2	Pin name	type	Function			
29 30	31 32	P74, P75	H (CMOS/H)	General purpose I/O ports This applies when the waveform outputs for PPG timers 0 to 1 are disabled.			
		INT4, INT5		External interrupt request input pins As the inputs operate continuously when external interrupts are enabled, output to the pins from other functions must be stopped unless done intentionally.			
		PPG0, PPG1		Output pins for PPG timers 0 to 1 This applies when the waveform outputs for PPG timers 0 to 1 are enabled.			
31	33	P76	H (CMOS/H)	General purpose I/O port This applies in all cases.			
		INT6	H (CMOS/H)	External interrupt request input pin As the input operates continuously when the external interrupt is enabled, output to the pin from other functions must be stopped unless done intentionally.			
		ĀTG		Trigger input pin for the A/D converter As the input operates continuously when the A/D converter inputs are operating, output to the pin from other functions must be stopped unless done intentionally.			
32	34	AVcc	Power sup- ply	Power supply for the analog circuits Do not switch this power supply on/off unless a voltage greater than AVcc is applied to Vcc.			
33	35	AVRH	Power sup- ply	Analog circuit reference voltage input Do not switch the voltage to this pin on/off unless a voltage greater than AVRH is applied to AVcc.			
34	36	AVRL	Power sup- ply	Analog circuit reference voltage input			
35	37	AVss	Power sup- ply	Ground level for the analog circuits			
36 to 39 41 to 44	38 to 41 43 to 46	P60 to P67	C (AD)	Open-drain output ports This applies when port operation is specified in the analog input enable register.			
		AN0 to AN7		Analog input pins for the A/D converter This applies when analog input mode operation is specified in the analog input enable register.			
45	47	P80	H (CMOS/H)	General purpose I/O port This applies in all cases.			
		INT7		External interrupt request input pin As the input operates continuously when the external interrupt is enabled, output to the pin from other functions must be stopped unless done intentionally.			
		TINO		Event input pin for reload timer 0 As the input operates continuously when the reload timer is set to input operation, output to the pin from other functions must be stopped unless done intentionally.			

*1: FPT-100P-M05

*2: FPT-100P-M06

Pin	no.	Dia	Circuit	Function			
LQFP*1	QFP*2	Pin name	type	Function			
46 48		P81	D (CMOS/	General purpose I/O port This applies in all cases.			
		TIN1	H)	Event input pin for reload timer 1 As the input operates continuously when the reload timer is set to input operation, output to the pin from other functions must be stopped unless done intentionally.			
47, 48	49, 50	MD0, MD1	E (CMOS/ H)	Input pins for specifying an oprating mode Connect directly to Vcc or Vss.			
49	51	MD2	M (CMOS/ H)	Input pins for specifying an oprating mode Connect directly to Vcc or Vss.			
50	52	HST	F (CMOS/ H)	Hardware standby input pin			
51, 52	53, 54	P82, P83	D (CMOS/	General purpose I/O ports This applies when output is disabled for reload timers 0 to 1.			
		TOT0, TOT1	H)	Output pins for reload timers 0 to 1 This applies when output is enabled for reload timers 0 to 1.			
53	55	P84	D (CMOS/	General purpose I/O port This applies in all cases.			
		SIN0	H)	Serial data input pin for UART0 As the input operates continuously when UART0 is set to input operation, output to the pin from other functions must be stopped unless done intentionally.			
54	56	P85	D (CMOS/	General purpose I/O port This applies when serial data output is disabled for UARTO.			
		SOT0	H)	Serial data output pin for UART0 This applies when serial data output is enabled for UART0.			
55	57	P86	D (CMOS/	General purpose I/O port This applies when the UART0 clock output is disabled.			
		SCK0	- H)	Clock I/O pin for UART0 This applies when the UART0 clock output is enabled. As the input operates continuously when UART0 is set to input operation, output to the pin from other functions must be stopped unless done intentionally.			
56	58	P90	D (CMOS/	General purpose I/O port This applies in all cases.			
		SIN1	H)	Serial data input pin for UART1 As the input operates continuously when UART1 is set to input operation, output to the pin from other functions must be stopped unless done intentionally.			

*1: FPT-100P-M05

*2: FPT-100P-M06

Pin no.		Din name	Circuit	Function			
LQFP*1	QFP*2	Pin name	type	Function			
57	59	P91	D (CMOS/H)	General purpose I/O port This applies when serial data output is disabled for UART1.			
		SOT1		Serial data output pin for UART1 This applies when serial data output is enabled for UART1.			
58	60	P92	D (CMOS/H)	General purpose I/O port This applies when the UART1 clock output is disabled.			
		SCK1		Clock I/O pin for UART1 This applies when the UART1 clock output is enabled. As the input operates continuously when UART1 is set to input operation, output to the pin from other functions must be stopped unless done intentionally.			
59	61	P93	D (CMOS/H)	General purpose I/O port This applies in all cases.			
		SIN2		Serial data input pin for UART2 As the input operates continuously when UART2 is set to input operation, output to the pin from other functions must be stopped unless done intentionally.			
60	62	P94	D (CMOS/H)	General purpose I/O port This applies when serial data output is disabled for UART2.			
		SOT2		Serial data output pin for UART2 This applies when serial data output is enabled for UART2.			
61	63	P95	D (CMOS/H)	General purpose I/O port This applies when the UART2 clock output is disabled.			
		SCK2		Clock I/O pin for UART2 This applies when the UART2 clock output is enabled. As the input operates continuously when UART2 is set to input operation, output to the pin from other functions must be stopped unless done intentionally.			
62	64	CS0	J (CMOS)	Chip select pin for program ROM			
63 to 69	65 to 71	PA1 to PA7	(CMOS)	General purpose I/O ports This applies for pins with chip select output disabled by the chip select control register.			
		CS1 to CS7		Output pins for the chip select function This applies for pins with chip select output enabled by the chip select control register.			
70	72	P50	(CMOS)	General purpose I/O port This applies when CLK output is enabled.			
		CLK		CLK output pin			

*1: FPT-100P-M05

*2: FPT-100P-M06


(Continued)

Pin no.		Din nome	Circuit	Function		
LQFP*1	QFP*2	Pin name	type	Function		
71 73		P51	L (TTL)	General purpose I/O port This applies when the external ready function is disabled.		
		RDY		Ready input pin This applies when the external ready function is enabled.		
72	74	P52	(CMOS)	General purpose I/O port This applies when the hold function is disabled.		
		HAK		Hold acknowledge output pin This applies when the hold function is enabled.		
73	75	P53	L (TTL)	General purpose I/O port This applies when the hold function is disabled.		
		HRQ		Hold request input pin This applies when the hold function is enabled.		
74	76	76 P54		General purpose I/O port This applies in 8-bit external bus mode or when output is disabled for the WR pin.		
		WRH		Write strobe output pin for the upper 8 bits of the data bus This applies in 16-bit external bus mode and when output is enabled for the WR pin.		
75	77	RST	G (CMOS/H)	External reset request input pin		
76	78	P55	(CMOS)	General purpose I/O port This applies when output is disabled for the WR pin.		
		WRL		Write strobe output pin for the lower 8 bits of the data bus This applies when output is enabled for the WR pin.		
77	79	RD	J (CMOS)	Read strobe output pin for the data bus		
78	80	ALE	J (CMOS)	ALE (address latch enabling) output pin		
21, 82	23, 84	Vcc	Power sup- ply	Power supply for the digital circuits		
9, 40, 79	11, 42, 81	Vss	Power sup- ply	Ground level for the digital circuits		

*1: FPT-100P-M05

*2: FPT-100P-M06

■ I/O CIRCUIT TYPE




Note: For pins with pull-up resistors, the resistance is disconnected when the pin outputs the "L" level or when in the standby state.

Туре	Circuit	Remarks
Е	R Digital input	CMOS level input No standby control
F	R Digital input	CMOS level hysteresis input No standby control
G	R S Digital input	CMOS level hysteresis input No standby control With pull-up
Н	Digital output R Digital output Digital input	CMOS level output CMOS level hysteresis input No standby control
I	Standby control Digital output Digital output Digital input Standby control	 CMOS level I/O Pull-up resistor approximately 50 KΩ Pin goes to high impedance during stop mode.

Note: For pins with pull-up resistors, the resistance is disconnected when the pin outputs the "L" level or when in the standby state.

(Continued)



Note: For pins with pull-up resistors, the resistance is disconnected when the pin outputs the "L" level or when in the standby state.

■ HANDLING DEVICES

1. Preventing Latchup

Latchup occurs in a CMOS IC if a voltage greater than Vcc or less than Vss is applied to an input or output pin or if the voltage applied between Vcc and Vss exceeds the rating.

If latchup occurs, the power supply current increases rapidly resulting in thermal damage to circuit elements. Therefore, ensure that maximum ratings are not exceeded in circuit operation.

For the same reason, also ensure that the analog supply voltage does not exceed the digital supply voltage.

2. Treatment of Unused Pins

Leaving unused input pins unconnected can cause misoperation. Always pull-up or pull-down unused pins.

3. External Reset Input


To reliably reset the controller by inputting an "L" level to the \overline{RST} pin, ensure that the "L" level is applied for at least five machine cycles. Take particular note when using an external clock input.

4. Vcc and Vss Pins

Ensure that all Vcc pins are at the same voltage. The same applies for the Vss pins.

5. Cautions When Using an External Clock

Drive the X0 pin only when using an external clock.




6. A/D Converter Power Supply and the Turn-on Sequence for Analog Inputs

Always cut the A/D converter power supply (AVcc, AVRH, AVRL) and analog inputs (AN0 to AN7) before disconnecting the digital power supply (Vcc).


When turning the power on or off, ensure that AVRH does not exceed AVcc.

Also, when using the analog input pins as input ports, ensure that the input voltage does not exceed AVcc.


■ BLOCK DIAGRAM



■ F²MC-16L CPU PROGRAMMING MODEL



■ MEMORY MAP



■ I/O MAP

Address	Register	Name	Access	Resource name	Initial value
000000н	Free	_	*3	_	_
000001н	Port 1 data register	PDR1	R/W*	Port 1*8	XXXXXXX
000002н	Port 2 data register	PDR2	R/W*	Port 2*7	XXXXXXXX
000003н	Port 3 data register	PDR3	R/W*	Port 3*7	XXXXXXXX
000004н	Port 4 data register	PDR4	R/W	Port 4	XXXXXXXX
000005н	Port 5 data register	PDR5	R/W	Port 5	XXXXXX
000006н	Port 6 data register	PDR6	R/W	Port 6	11111111
000007н	Port 7 data register	PDR7	R/W	Port 7	-XXXXXXX
000008н	Port 8 data register	PDR8	R/W	Port 8	-XXXXXXX
000009н	Port 9 data register	PDR9	R/W	Port 9	XXXXXX
00000Ан	Port A data register	PDRA	R/W	Port A	XXXXXXX-
00000Вн to 10н	Vacancy	_	*3	_	_
000011н	Port 1 direction register	DDR1	R/W*	Port 1*8	0000000
000012н	Port 2 direction register	DDR2	R/W*	Port 2*7	0000000
000013н	Port 3 direction register	DDR3	R/W*	Port 3 ^{*7}	00000000
000014н	Port 4 direction register	DDR4	R/W	Port 4	00000000
000015н	Port 5 direction register	DDR5	R/W	Port 5	000000
000016н	Analog input enable register	ADER	R/W	Port 6	11111111
000017н	Port 7 direction register	DDR7	R/W	Port 7	-0000000
000018н	Port 8 direction register	DDR8	R/W	Port 8	-0000000
000019н	Port 9 direction register	DDR9	R/W	Port 9	000000
00001Ан	Port A direction register	DDRA	R/W	Port A	0000000-
00001Вн to 1Fн	Vacancy	_	*3	_	_
000020н	Serial mode register 0	SMR0	R/W!		0000000
000021н	Serial control register 0	SCR0	R/W!		00000100
000022н	Serial input data register 0/ Serial output data register 0	SIDR0/ SODR0	R/W	UART0 (SCI)	xxxxxxx
000023н	Serial status register 0	SSR0	R/W!		00001-00
000024н	Serial mode register 1	SMR1	R/W!		00000000
000025н	Serial control register 1	SCR1	R/W!		00000100
000026н	Serial input data register 1/ Serial output data register 1	SIDR1/ SODR1	R/W	UART1 (SCI)	xxxxxxx
000027н	Serial status register 1	SSR1	R/W!		00001-00

Address	Register	Name	Access	Resource name	Initial value
000028н	Interrupt/DTP enable register	ENIR	R/W		00000000
000029н	Interrupt/DTP request register	EIRR	R/W	DTP/external	00000000
00002Ан	Interrupt level setting register	ELVR	R/W	interrupt	00000000
00002Вн	- Interrupt level setting register	ELVIN	IN/VV		00000000
00002Сн	AD control status register	ADCS	R/W!		0000000
00002Dн	AD control status register	ADCS	IN/ VV :	A/D converter	00000000
00002Ен	AD data register	ADCR	R/W!	A/D converter	XXXXXXX
00002Fн	AD data register	ADCK	*4		000000XX
000030н	PPG0 operation mode control register	PPGC0	R/W	PPG0	0 0 0 0 0 0 - 1
000031н	PPG1 operation mode control register	PPGC1	R/W	PPG1	0 0 0 0 0 0 - 1
000032н, 33н	Vacancy	_	*3	_	_
000034н	PPG0 reload register PRL0 R/W		PPG0	XXXXXXX	
000035н	FFG0 feloau fegister	FNLU	IN/VV	FFG0	XXXXXXX
000036н	PPG1 reload register	PRL1	R/W	PPG1	XXXXXXX
000037н	FFGT feloau fegister	FRLI	IN/VV	FFGI	XXXXXXX
000038н	Control status register	TMCSR0	R/W!		00000000
000039н	Control status register	TWOSKU		16-bit reload	0000
00003Ан	16-bit timer register/	TMR0/	R/W	timer 0	XXXXXXX
00003Вн	16-bit reload register	TMRLR0	IX/VV		XXXXXXX
00003Сн	Control status register	TMCSR1	R/W!		00000000
00003Dн	- Control status register	TWOSKT	IX/VV:	16-bit reload	0000
00003Ен	16-bit timer register/	TMR1/	R/W	timer 1	XXXXXXX
00003Fн	16-bit reload register	TMRLR1	IX/VV		XXXXXXX
000040н to 43н	Vacancy	_	*3	_	_
000044н	Serial mode register 2	SMR2	R/W!		0000000
000045н	Serial control register 2	SCR2	R/W!		00000100
000046н	Serial input data register 2/ Serial output data register 2	SIDR2/ SODR2	R/W	UART2 (SCI)	xxxxxxx
000047н	Serial status register 2	SSR2	R/W!	1	00001-00
000048н	CS control register 0	CSCR0	R/W		00000
000049н	CS control register 1	CSCR1	R/W	Chip select	0000
00004Ан	CS control register 2	CSCR2	R/W	function	0000
00004Вн	CS control register 3	CSCR3	R/W		0000

Address	Register	Name	Access*2	Resource name	Initial value
00004Сн	CS control register 4	CSCR4	R/W		0000
00004Dн	CS control register 5	CSCR5	R/W	Chip select	0000
00004Ен	CS control register 6	CSCR6	R/W	function	0000
00004Fн	CS control register 7	CSCR7	R/W		00000
000050н	Vacancy	_	*3	_	_
000051н	UART0 (SCI) machine clock division control register	CDCR0	W	UARTO (SCI)	1111
000052н	Vacancy	_	*3	_	_
000053н	UART1 (SCI) machine clock division control register	CDCR1	W	UART1 (SCI)	1111
000054н	Vacancy	_	*3	_	_
000055н	UART2 (SCI) machine clock division control register	CDCR2	W	UART2 (SCI)	1111
000056н to 8Fн	Vacancy	_	*3	_	_
000090н to 9Ен	Reserved system area	_	*1	_	_
00009Fн	Delayed interrupt generate/ release register	DIRR	R/W	Delayed interrupt generation module	0
0000А0н	Low power consumption mode control register	LPMCR	R/W!	Low power consumption	00011000
0000А1н	Clock selection register	CKSCR	R/W!	Low power consumption	11111100
0000A2н to A4н	Vacancy	_	*3	_	_
0000А5н	Auto-ready function selection register	ARSR	W	External pins	001100
0000А6н	External address output control register	HACR	W	External pins	0000000
0000А7н	Bus control signal selection register	ECSR	W	External pins	-000*000
0000А8н	Watchdog timer control register	WDTC	R/W!	Watchdog timer	XXXXX111
0000А9н	Timebase timer control register	TBTC	R/W!	Timebase timer	100100
0000AAн to AFн	Vacancy	_	*3	_	_
0000В0н	Interrupt control register 00	ICR00	R/W!		00000111
0000В1н	Interrupt control register 01	ICR01	R/W!		00000111
0000В2н	Interrupt control register 02	ICR02	R/W!	Interrupt	00000111
0000ВЗн	Interrupt control register 03	ICR03	R/W!	controller	00000111
0000В4н	Interrupt control register 04	ICR04	R/W!		00000111
0000В5н	Interrupt control register 05	ICR05	R/W!		00000111

(Continued)

Address	Register	Name	Access	Resource name	Initial value
0000В6н	Interrupt control register 06	ICR06	R/W!		00000111
0000В7н	Interrupt control register 07	ICR07	R/W!		00000111
0000В8н	Interrupt control register 08	ICR08	R/W!		00000111
0000В9н	Interrupt control register 09	ICR09	R/W!		00000111
0000ВАн	Interrupt control register 10	ICR10	R/W!	Interrupt controller	00000111
0000ВВн	Interrupt control register 11	ICR11	R/W!		00000111
0000ВСн	Interrupt control register 12	ICR12	R/W!		00000111
0000ВДн	Interrupt control register 13	ICR13	R/W!		00000111
0000ВЕн	Interrupt control register 14	ICR14	R/W!		00000111
0000ВГн	Interrupt control register 15	ICR15	R/W!		00000111
0000C0н to FFн	External area *2	_	_	_	_

Initial values

- 0 : The initial value for this bit is "0".
- 1 : The initial value for this bit is "1".
- * : The initial value for this bit is "1" or "0". (Determined by the level of the MD0 to MD2 pins.)
- X: The initial value for this bit is undefined.
- : This bit is not used. The initial value is undefined.
- *1: Access prohibited.
- *2: This is the only external access area in the area below address 0000FF_H. Access this address as an external I/O area.
- *3: Areas marked as "free" in the I/O map are reserved areas. These areas are accessed by internal access. No access signals are output on the external bus.
- *4: Only bit 15 can be written. The other bits are written to by the test function. Reading bits 10 to 15 returns zeros.
- *5: The R/W! symbol in the Read/Write column indicates that some bits are read-only or write-only. See the resource's register list for details.
- *6: Using a read-modify-write instruction (such as the bit set instruction) to access one of the registers indicated by R/W!, R/W*, or W in the Read/Write column sets the specified bit to the desired value. However, this can cause misoperation if the other register bits include write-only bits. Therefore, do not use read-modify-write instructions to access these registers.
- *7: This register is only available when the address/data bus is in multiplex mode. Access to the register is prohibited in non-multiplex mode.
- *8: This register is only available when the external data bus is in 8-bit mode. Access to the register is prohibited in 16-bit mode.
- Note: The initial values listed for write-only bits are the initial values set by a reset. They are not the values returned by a read.
 - Also, LPMCR/CKSCR/WDTC are sometimes initialized and sometimes not initialized, depending on the reset type. The listed initial values are for when these registers are initialized.

■ INTERRUPT VECTOR AND INTERRUPT CONTROL REGISTER ASSIGNMENTS TO INTERRUPT SOURCES

Intermed a compa	I ² OS	I	nterrupt	vector	Interrupt control register		
Interrupt source	sup- port	Nun	nber	Address	ICR	Address	
Reset	×	#08	08н	FFFFDCH	_	_	
INT 9 instruction	×	#09	09н	FFFFD8 _H	_	_	
Exception	×	#10	0Ан	FFFFD4 _H	_	_	
External interrupt #0		#11	0Вн	FFFFD0 _H	ICR00	0000В0н	
External interrupt #1	0	#13	0Дн	FFFFC8 _H	ICR01	0000В1н	
External interrupt #2	0	#15	0Fн	FFFFC0 _H	ICR02	0000В2н	
External interrupt #3	0	#17	11н	FFFFB8 _H	ICR03	0000ВЗн	
External interrupt #4	0	#19	13н	FFFFB0 _H	ICR04	0000В4н	
External interrupt #5	0	#21	15н	FFFFA8 _H	ICR05	0000В5н	
External interrupt #6	0	#23	17н	FFFFA0 _H	ICR06	0000В6н	
UART0 • transmit complete	0	#24	18н	FFFF9C _H	ICKUU		
External interrupt #7	0	#25	19н	FFFF98 _H	ICR07	0000В7н	
UART1 • transmit complete	0	#26	1Ан	FFFF94 _H	- ICKU/		
PPG #0	×	#27	1Вн	FFFF90⊦	ICR08	0000В8н	
PPG #1	×	#28	1Сн	FFFF8C _H	101100	ООООВОН	
16-bit reload timer #0		#29	1Dн	FFFF88 _H	ICR09	0000В9н	
16-bit reload timer #1	0	#30	1Ен	FFFF84 _H	ICKU9	ООООБЭН	
A/DC measurement complete	0	#31	1F _H	FFFF80 _H	ICR10	0000ВАн	
UART2 • transmit complete	0	#33	21н	FFFF78 _H	ICR11	0000ВВн	
Timebase timer interval interrupt	×	#34	22н	FFFF74 _H	IOIXII	ООООВВН	
UART2 • receive complete	0	#35	23н	FFFF70 _H	ICR12	0000ВСн	
UART1 • receive complete	0	#37	25н	FFFF68 _H	ICR13	0000ВDн	
UART0 • receive complete	0	#39	27н	FFFF60 _H	ICR14	0000ВЕн	
Delayed interrupt generation module	×	#42	2Ан	FFFF54 _H	ICR15	0000ВFн	

[:] indicates that the interrupt request flag is cleared by the I²OS interrupt clear signal (no stop request).

Note: Do not specify I²OS activation in interrupt control registers that do not support I²OS.

①: indicates that the interrupt request flag is cleared by the I2OS interrupt clear signal (with stop request).

^{×:} indicates that the interrupt request flag is not cleared by the I2OS interrupt clear signal.

■ PERIPHERAL RESOURCES

1. Parallel Port

The MB90610A series has 58 I/O pins, 18 output pins, and 8 open drain output pins.


Ports 1 to 5 and ports 7 to A are I/O ports. The ports are inputs when the corresponding direction register bit is "0" and outputs when the corresponding bit is "1".

Port 1 is only available when the external data bus is in 8-bit mode. Access is prohibited in 16-bit mode.

Ports 2 and 3 are only available when the address/data bus is in multiplex mode. Access is prohibited in non-multiplex mode.

Port 6 is an open drain port. Port 6 pins can only be used as ports when the analog input enable register is "0".

(1) Register Configuration




Notes: No register bits are provided for bit 6 to 7 of port 5.

No register bit is provided for bit 7 of port 7.

No register bit is provided for bit 7 of port 8.

No register bits are provided for bits 6 to 7 of port 9.

No register bit is provided for bit 0 of port A.




Note: No register bits are provided for bit 6 to 7 of port 5.

No register bit is provided for bit 7 of port 7. No register bit is provided for bit 7 of port 8.

No register bits are provided for bits 6 to 7 of port 9.


No register bit is provided for bit 0 of port A.

Port 6 does not have a DDR.



(2) Register Details

• Port Data Registers



Note: No register bits are provided for bit 6 to 7 of port 5.

No register bit is provided for bit 7 of port 7.

No register bit is provided for bit 7 of port 8.


No register bits are provided for bits 6 to 7 of port 9.

No register bit is provided for bit 0 of port A.

Port 1 is only available when the external data bus is in 8-bit mode. Access is prohibited in 16-bit mode.

Ports 2, 3 are only available in multiplex mode. Access is prohibited in non-multiplex mode.

Port Direction Registers



When pins are used as ports, the register bits control the corresponding pins as follows.

0: Input mode

1: Output mode

Bits are set to "0" by a reset.

Note: No register bits are provided for bit 6 to 7 of port 5.

No register bit is provided for bit 7 of port 7.

No register bit is provided for bit 7 of port 8.

No register bit is provided for bit 0 of port A.


No register bits are provided for bits 6 to 7 of port 9.

Port 6 does not have a DDR.

Port 1 is only available when the external data bus is in 8-bit mode. Access is prohibited in 16-bit mode.

Ports 2 and 3 are only available in multiplex mode. Access is prohibited in non-multiplex mode.

Analog Input Enable Register



Controls each pin of port 6 as follows.


0: Port input mode

1: Analog input mode

Bits are set to "1" by a reset.

Note: Inputting an intermediate level signal in port input mode causes an input leak current to flow. Therefore, set to analog input mode when applying an analog input.

(3) Block Diagrams



(4) Port Pin Allocation

Ports 1, 2, 3, 4, and 5 on the MB90610A series share pins with the external bus. The pin functions are determined by the bus mode and register settings.

	Function										
Pin		Non-multi	plex mode		Multiplex mode External address control						
	E	External add	lress contro	ol							
	Enable (address)	Disable (port) External bus width		Enable (a	address)	Disable (port) External bus width				
	External I	bus width			External l	ous width					
	8-bit	16-bit	8-bit	16-bit	8-bit	16-bit	8-bit	16-bit			
D07 to D00 AD07 to AD00		D07 to	o D00		AD07 to AD00						
P17 to P10/ D15 to D08/ AD15 to AD08	Port	D15 to D08	Port	D15 to D08	A15 to A08	AD15 to AD08	A15 to A08	AD15 to AD08			
P27 to P20/ A07 to A00	A07 to A00 A07 to A00			to A00	Dort						
P37 to P30/ A15 to A08	A15 to	o A08	A15 to A08		Port						
P47 to P40/ A23 to A16	A23 to	o A16	Port		A23 to	o A16	Port				
P57/ALE		AL	_E		ALE						
RD		R	D		RD						
P55/WRL		WI	RL		WRL						
P54/WRH	Port	WRH	Port	WRH	Port	WRH	Port	WRH			
P53/HRQ		HF	RQ	1	HRQ						
P52/HAK		HA	٩Κ		HAK						
P51/RDY		RI	ΟY		RDY						
P50/CLK		CI	LK		CLK						

Note: The upper address, WRL, WRH, HAK, HRQ, RDY, and CLK can be set for use as ports by function selection.

2. UART 0/1/2 (SCI)

UART 0/1/2 are serial I/O ports that can be used for CLK asynchronous (start-stop synchronization) or CLK synchronous (I/O expansion serial) data transfer. The ports have the following features.


- Full duplex, double buffered
- Supports CLK asynchronous (start-stop synchronization) and CLK synchronous (I/O expansion serial) data transfer
- Multi-processor mode support
- Built-in dedicated baud rate generator

CLK asynchronous: 62500/31250/19230/9615/4808/2404/1202 bps


CLK synchronous: 2 M/1 M/500 K/250 K bps

- Supports flexible baud rate setting using an external clock
- Error detect function (parity, framing, and overrun)
- NRZ type transmission signal
- Intelligent I/O service support

(1) Register Configuration



(2) Block Diagram



3. 10-bit 8-input A/D Converter (With 8-bit Resolution Mode)

The 10-bit 8-input A/D converter converts analog input voltages to digital values. The A/D converter has the following features.

- Conversion time: Minimum of 6.13 μs per channel (98 machine cycles/16 MHz machine clock. This includes the sample and hold time)
- Sample and hold time: Minimum of 3.75 μs per channel (60 machine cycles/16 MHz machine clock)
- Uses RC-type successive approximation conversion with a sample and hold circuit.
- 10-bit or 8-bit resolution
- Eight program-selectable analog input channels

Single conversion mode : Selectively convert a one channel.

Scan conversion mode : Continuously convert multiple channels. Maximum of 8 program-selectable

channels.

Continuous conversion mode: Repeatedly convert specified channels.

Stop conversion mode : Convert one channel then halt until the next activation. (Enables

synchronization


of the conversion start timing.)

- An A/D conversion completion interrupt request to the CPU can be generated on the completion of A/D conversion. This interrupt can activate I²OS to transfer the result of A/D conversion to memory and is suitable for continuous operation.
- Activation by software, external trigger (falling edge), or timer (rising edge) can be selected.

(1) Register Configuration

A/D control status re	bit	15	14	13	12	11	10	9	8	
A/D control status register (upper) Address: 00002DH		BUSY	INT	INTE	PAUS	STS1	STS0	STRT	Reserved	ADCS1
	Read/write → Initial value →	(R/W) (0)	(R/W) (0)	(R/W) (0)	(R/W) (0)	(R/W) (0)	(R/W) (0)	(W) (0)	(-) (0)	
A/D control status re	bit	7	6	5	4	3	2	1	0	
Address: 000020		MD1	MD0	ANS2	ANS1	ANS0	ANE2	ANE1	ANE0	ADCS0
	Read/write → Initial value →	(R/W) (0)								
A/D data register	(upper) bit	15	14	13	12	11	10	9	8	
Address: 00002E		S10	ı	-	_	ı	_	D9	D8	ADCR1
	Read/write → Initial value →	(R/W) (0)	(R) (0)	(R) (0)	(R) (0)	(R) (0)	(R) (0)	(R) (X)	(R) (X)	
A/D data register	(lower) bit	7	6	5	4	3	2	1	0	
Address: 00002F		D7	D6	D5	D4	D3	D2	D1	D0	ADCR0
	Read/write → Initial value →	(R) (X)								

(2) Block Diagram




4. 8/16-bit PPG

This block contains the 8-bit reload timer module. The block performs PPG output in which the pulse output is controlled by the operation of the timer.


The hardware consists of two 8-bit down-counters, four 8-bit reload registers, one 16-bit control register, two external pulse output pins, and two interrupt outputs. The PPG has the following functions.


- 8-bit PPG output in 2-channel independent operation mode: Two independent PPG output channels are available.
- 16-bit PPG output operation mode : One 16-bit PPG output channel is available.
- 8+8-bit PPG output operation mode : Variable-period 8-bit PPG output operation is available by using the output of channel 0 as the clock input to channel 1.
- PPG output operation: Outputs pulse waveforms with variable period and duty ratio.
 Can be used as a D/A converter in conjunction with an external circuit.

(1) Register Configuration



(2) Block Diagram






5. 16-bit Reload Timer (with Event Count Function)


The 16-bit reload timers consists of a 16-bit down-counter, a 16-bit reload register, one input (TIN) and one output (TOT) pin, and a control register. The input clock can be selected from one external clock and three types of internal clock. The output pin (TOT) outputs a toggle waveform in reload mode and a rectangular waveform during counting in one-shot mode. The input pin (TIN) functions as the event input in event count mode and as the trigger input or gate input in internal clock mode.

This product has two internal 16-bit reload timer channels.

(1) Register Configuration




(2) Block Diagram




6. Chip Select Function

This module generates chip select signals to simplify connection of memory or I/O devices. The module has 8 chip select output pins. The hardware outputs the chip select signals from the pins when it detects access of an address in the areas specified in the pin registers.

(1) Register Configuration







7. DTP/External Interrupts

The DTP (Data Transfer Peripheral) is a peripheral block that interfaces external peripherals to the F²MC-16L CPU. The DTP receives DMA and interrupt processing requests from external peripherals and passes the requests to the F²MC-16L CPU to activate the extended intelligent I/O service or interrupt processing. Two request levels ("H" and "L") are provided for extended intelligent I/O service. For external interrupt requests, generation of interrupts on a rising or falling edge as well as on "H", "L" levels can be selected, giving a total of four types.

(1) Register Configuration







8. Delayed Interrupt Generation Module

The delayed interrupt generation module is used to generate the task switching interrupt. Interrupt requests to the F²MC-16L CPU can be generated and cleared by software using this module.

(1) Register Configuration







9. Watchdog Timer and Timebase Timer Functions

The watchdog timer consists of a 2-bit watchdog counter, a control register, and a watchdog reset controller. The watchdog counter uses the carry-up signal from the 18-bit timebase timer as its clock source. In addition to the 18-bit timer, the timebase timer contains an interval interrupt control circuit. The timebase timer uses the main clock, regardless of the value of the MCS bit in the CKSCR register.

(1) Register Configuration





10. Low Power Control Circuits (CPU Intermittent Operation Function, Oscillation Stabilization Delay Time, and Clock Multiplier Function)

The following operation modes are available: PLL clock mode, PLL sleep mode, timer mode, main clock mode, main sleep mode, stop mode, and hardware standby mode. Operation modes other than PLL clock mode are classified as low power consumption modes.

In main clock mode and main sleep mode, the device operates on the main clock only (OSC oscillator clock). The PLL clock (VCO oscillator clock) is stopped in these modes and the main clock divided by 2 is used as the operating clock.

In PLL sleep mode and main sleep mode, the CPU's operating clock only is stopped and other elements continue to operate.

In timer mode, only the timebase timer operates.

Stop mode and hardware standby mode stop the oscillator. These modes maintain existing data with minimum power consumption.


The CPU intermittent operation function provides an intermittent clock to the CPU when register, internal memory, internal resource, or external bus access is performed. This function reduces power consumption by lowering the CPU execution speed while still providing a high-speed clock to internal resources.


The PLL clock multiplier ratio can be set to 1, 2, 3, 4 by the CS1, 0 bits.

The WS1, 0 bits set the delay time to wait for the main clock oscillation to stabilize when recovering from stop mode or hardware standby mode.

(1) Register Configuration

Low power consumption mode		bit	7	6	5	4	3	2	1	0	
control register Address: 0000			STP	SLP	SPL	RST	Reserved	CG1	CG0	Reserved	LPMCR
	Read/write → Initial value →		(W) (0)	(W) (0)	(R/W) (0)	(W) (1)	() (1)	(R/W) (0)	(R/W) (0)	() (0)	
Clock palact re	-:	bit	15	14	13	12	11	10	9	8	
Clock select reg Address: 0000			Reserved	MCM	WS1	WS0	Reserved	MCS	CS1	CS0	CKSCR
	Read/write → Initial value →		() (1)	(R) (1)	(R/W) (1)	(R/W) (1)	(_) (1)	(R/W) (1)	(R/W) (0)	(R/W) (0)	






11. Interrupt Controller


The interrupt control registers are located in the interrupt controller. An interrupt control register is provided for each I/O with an interrupt function. The registers have the following three functions.

- Set the interrupt level of the corresponding peripheral.
- Select whether to treat interrupts from the corresponding peripheral as standard interrupts or activate the extended intelligent I/O service.
- Select the extended intelligent I/O service channel.

(1) Register Configuration




Note: Do not access these registers using read-modify-write instructions as this can cause misoperation.




12. External Bus Terminal Control Circuit

This circuit controls the external bus terminals intended to extend outwardly the CPU's address/data bus.

(1) Register Configuration





■ ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Rating

(Vss = AVss = 0.0 V)

Parameter	Symbol	Rat	ting	Unit	Remarks
Farameter	Symbol	Min.	Max.	Onit	Remarks
	Vcc	Vss - 0.3	Vss + 7.0	V	
Power supply voltage	AVcc*1	Vss - 0.3	Vss + 7.0	V	
Tomor supply remage	AVRH*1 AVRL*1	Vss - 0.3	Vss + 7.0	V	
Input voltage*2	Vı	Vss - 0.3	Vcc + 0.3	V	
Output voltage*2	Vo	Vss - 0.3	Vcc + 0.3	V	
"L" level maximum output current*3	loL	_	15	mA	
"L" level average output current*4	lolav	_	4	mA	
"L" level total maximum output current	2 _{OL}	_	100	mA	
"L" level total average output current*5	² OLAV	_	50	mA	
"H" level maximum output current*3	Іон	_	-15	mA	
"H" level average output current*4	Іонаv	_	-4	mA	
"H" level total maximum output current	2 _{OH}	_	-100	mA	
"H" level total average output current*5	² OHAV	_	-50	mA	
Power consumption	Pd	_	+400	mW	
Operating temperature	TA	-40	+85	°C	
Storage temperature	Tstg	- 55	+150	°C	

^{*1:} AVcc, AVRH, and AVRL must not exceed Vcc. Similarly, it may not exceed AVRL, nor AVRH.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

^{*2:} V_I and V_O must not exceed V_{CC} + 0.3 V.

^{*3:} The maximum output current must not be exceeded at any individual pin.

^{*4:} The average output current is the rating for the current from an individual pin averaged over a duration of 100 ms.

^{*5:} The average total output current is the rating for the current from all pins averaged over a duration of 100 ms.

2. Recommended Operating Conditions

(Vss = 0.0 V)

Parameter	Symbol	Rat	ing	Unit	Remarks
raiametei	Symbol	Min.	Max.	Oilit	Kemarks
Power supply voltage	Vcc	2.7	5.5	V	For normal operation
Fower supply voltage		2.0	5.5	V	To maintain statuses in stop mode
Operating temperature	TA	-40	+85	°C	

WARNING: Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representative beforehand.

3. DC Characteristics

 $(Vcc = +2.7 \text{ V to } +5.5 \text{ V}, \text{Vss} = 0.0 \text{ V}, \text{TA} = -40^{\circ}\text{C to } +85^{\circ}\text{C})$

		T	(Vcc	= +2.7 V to		s = 0.0 V, IA =	= -40°	C to +85°C)
Parameter	Symbol	Pin name	Conditions		Value		Unit	Remarks
				Min.	Тур.	Max.		
	ViH			0.7 Vcc	_	Vcc + 0.3	V	
"H" level input	Vihs		_	0.8 Vcc		Vcc + 0.3	V	*1
voltage	Vінм			Vcc - 0.3		Vcc + 0.3	V	
3 3	VIHT		$Vcc = +5.0 V \pm 10\%$	2.2		_	V	*2
	VIIII		$Vcc = +3.0 V \pm 10\%$	0.7 Vcc	_		V	*2
	VIL			Vss - 0.3	_	0.3 Vcc	V	
"I " lovel input	VILS		_	Vss - 0.3	_	0.2 Vcc	V	*1
"L" level input voltage	VILM			Vss - 0.3	_	Vss + 0.3	V	
voltage	VILT		$Vcc = +5.0 V \pm 10\%$	Vss - 0.3	_	0.8	V	*2
	VILI		$Vcc = +3.0 V \pm 10\%$	Vss - 0.3	_	0.2 Vcc	V	*2
			$Vcc = +5.0 V \pm 10\%$	Vcc - 0.5			V	
"H" level output	Vон	Other than P60	$I_{OH} = -4.0 \text{ mA}$	vcc – 0.5		_	V	
voltage	VOH	to P67	Vcc = +3.0 V±10%	Vcc - 0.3			V	
			$I_{OH} = -1.6 \text{ mA}$	VCC - U.3		_	V	
			$Vcc = +5.0 V \pm 10\%$			0.4	V	
"L" level output	Vol	All output pipe	$I_{OL} = -4.0 \text{ mA}$	_		0.4	V	
voltage	VOL	All output pins	$Vcc = +3.0 V \pm 10\%$			0.4	V	
			$I_{OL} = -2.0 \text{ mA}$		_	0.4	V	
Pull-up resistance	Rpu	RST, P50 to P55, RD, ALE, PA1 to PA7, CS0	_	30	_	100	kΩ	
	Icc		Vcc = +5.0 V±10%	_	50	70	mΑ	
	Iccs		16 MHz internal operation	_	25	30	mA	
Cupply ourrent	Icc	Vcc	Vcc = +3.0 V±10%	_	10	20	mΑ	
Supply current	Iccs	VCC	8 MHz internal operation	_	5	10	mA	
	Іссн		$V_{CC} = +5.0 \text{ V} \pm 10\%$ $T_A = 25^{\circ}\text{C}$	_	0.1	10	μΑ	
Input pin capacitance	Cin	Other than AVcc, AVss, Vcc,Vss	_	_	10	_	pF	
Input leakage current	lıL	Other than P60 to P67	Vcc = 5.5 V Vss < Vı < Vcc	-10	_	10	μА	
Leakage current for open drain outputs	Ileak	Other than P60 to P67	_	_	0.1	10	μΑ	
Pull-down resistance	R _{pd}	MD2	_	40	_	200	kΩ	

^{*1:} Hysteresis input pins: \overline{RST} , \overline{HST} , P60 to P67, P70 to P76, P80 to P86, P90 to P95, PA1 to PA7

^{*2:} TTL input pins: AD00/D00 to AD07/D07, AD08/D08/P10 to AD15/D15/P17, HRQ/P53, RDY/P51

4. AC Characteristics

(1) Clock Timing

• When Vcc = +5.0 V±10%

 $(Vcc = +4.5 \text{ V to } +5.5 \text{ V}, \text{ Vss} = 0.0 \text{ V}, \text{ TA} = -40^{\circ}\text{C to } +85^{\circ}\text{C})$

Parameter	Sym-	Pin name	Conditions	Va	lue	Unit	Remarks	
Parameter	bol	Fill Hallie	Conditions	Min.	Max.	Offic	Remarks	
Clock frequency	fc	X0, X1		3	32	MHz		
Clock cycle time	tc	X0, X1	_	31.25	333	ns		
Frequency variation ratio* (when locked)	Δf	_	_	_	3	%		
Input clock pulse width	P _{WH} P _{WL}	X0	_	10	_	ns	The duty ratio should be in the range 30 to 70%	
Input clock rise time and fall time	t _{cr}	X0	_	_	5	ns		
Internal operating clock frequency	f CP	_	_	1.5	16	MHz		
Internal operating clock cycle time	t CP	_		62.5	666	ns		


* : The frequency variation ratio is the maximum variation from the specified central frequency when the multiplier PLL is locked. The value is expressed as a proportion.

$$\Delta f = \frac{|\alpha|}{f_0} \times 100 \text{ (\%)}$$
 Central frequency $\int_{-\alpha}^{+\alpha} \int_{-\alpha}^{+\alpha} \int_{-\alpha}^{+\alpha}$

• When Vcc = +2.7 V (min.)


 $(V_{CC} = +2.7 \text{ V to } +5.5 \text{ V}, \text{ Vss} = 0.0 \text{ V}, \text{ TA} = -40^{\circ}\text{C to } +85^{\circ}\text{C})$

		((Vee = 12.1 V to 10.0 V, V30 = 0.0 V, 1A = 10 0 to 100 0)				
Parameter	Sym-	Pin name	Conditions	Value		Unit	Remarks
i didilictei	bol	1 III IIaiiic	Conditions	Min.	Max.	Oilit	Kemarks
Clock frequency	fc	X0, X1	_	3	16	MHz	
Clock cycle time	t c	X0, X1	_	62.5	333	ns	
Input clock pulse width	P _{WH} P _{WL}	X0	_	20	_	ns	The duty ratio should be in the range 30 to 70%
Input clock rise time and fall time	t _{cr}	Х0	_	_	5	ns	
Internal operating clock frequency	f CP	_	_	1.5	8	MHz	
Internal operating clock cycle time	t CP	_	_	125	666	ns	




• PLL Operation Assurance Range

Relationship between the internal operating clock frequency and supply voltage




Relationship between the oscillation frequency and internal operating clock frequency



Note: Low voltage operation down to 2.7V is also assured for the evaluation tools.


The AC characteristics are for the following measurement reference voltages.



(2) Clock Output Timing


 $(Vcc = +2.7 \text{ V to } +5.5 \text{ V}, \text{ Vss} = 0.0 \text{ V}, \text{ T}_A = -40 ^{\circ}\text{C to } +85 ^{\circ}\text{C})$

Parameter	Sym- bol Pin name		Conditions	Va	lue	Unit	Remarks
raiametei			Conditions	Min.	Max.	Oilit	ixemaiks
Cycle time	tcyc	CLK	Vcc = +5 V±10%	t cp	_	ns	
$CLK \uparrow \rightarrow CLK \downarrow$	t CHCL	CLK		tcp/2 - 20	tcp/2 + 20	ns	



(3) Recommended Resonator Manufacturers


• Sample Application of Piezoelectric Resonator (FAR Family)



FAR part number (built-in capacitor type)	Frequency (MHz)	Dumping resistor	Initial deviation of FAR frequency (T _A = +25°C)	Temperature characteristics of FAR frequency (T _A = -20°C to +60°C)	Loading capacitors*2
FAR-C4CC-02000-L20	2.00	1 ΚΩ	±0.5%	±0.5%	
FAR-C4CA-04000-M01	4.00	_	±0.5%	±0.5%	
FAR-C4CB-08000-M02	8.00	_	±0.5%	±0.5%	Built-in
FAR-C4CB-10000-M02	10.00	_	±0.5%	±0.5%	
FAR-C4CB-16000-M02	16.00	_	±0.5%	±0.5%	

Inquiry: FUJITSU LIMITED

• Sample Application of Ceramic Resonator



Resonator manufacturer*1	Resonator	Frequency (MHz)	C1 (pF)*2	C2 (pF)*3	R*4
	KBR-2.0MS	2.00	150	150	Not required
	PBRC2.00A	2.00	150	150	Not required
	KBR-4.0MSA		33	33	680 Ω
	KBR-4.0MKS	4.00	Built-in	Built-in	680 Ω
	PBRC4.00A	4.00	33	33	680 Ω
	PBRC4.00B		Built-in	Built-in	680 Ω
	KBR-6.0MSA		33	33	Not required
17	KBR-6.0MKS	6.00	Built-in	Built-in	Not required
Kyocera Corporation	PBRC6.00A		33	33	Not required
Corporation	PBRC6.00B		Built-in	Built-in	Not required
	KBR-8.0M		33	33	560 Ω
	PBRC8.00A	8.00	33	33	Not required
	PBRC8.00B		Built-in	Built-in	Not required
	KBR-10.0M	10.00	33	33	330 Ω
	PBRC10.00B	10.00	Built-in	Built-in	680 Ω
	KBR-12.0M	12.00	33	33	330 Ω
	PBRC12.00B	12.00	Built-in	Built-in	680 Ω

(Continued)

(Continued)

Resonator manufacturer*1	Resonator	Frequency (MHz)	C1 (pF)*2	C2 (pF)*3	R*4
	CSA2.00MG040	2.00	100	100	Not required
	CST2.00MG040	2.00	Built-in	Built-in	Not required
	CSA4.00MG040	4.00	100	100	Not required
	CST4.00MGW040	4.00	Built-in	Built-in	Not required
	CSA6.00MG	6.00	30	30	Not required
	CST6.00MGW	6.00	Built-in	Built-in	Not required
	CSA8.00MTZ	8.00	30	30	Not required
	CST8.00MTW	6.00	Built-in	Built-in	Not required
Murata Mfg. Co., Ltd.	CSA10.00MTZ	10.00	30	30	Not required
Liu.	CST10.00MTW	10.00	Built-in	Built-in	Not required
	CSA12.00MTZ	12.00	30	30	Not required
	CST12.00MTW	12.00	Built-in	Built-in	Not required
	CSA16.00MXZ040	16.00	15	15	Not required
	CST16.00MXW0C3	16.00	Built-in	Built-in	Not required
	CSA20.00MXZ040	20.00	10	10	Not required
	CSA24.00MXZ040	24.00	5	5	Not required
	CSA32.00MXZ040	32.00	5	5	Not required

Inquiry: Kyocera Corporation

• AVX Corporation

North American Sales Headquarters: TEL 1-803-448-9411

• AVX Limited

European Sales Headquarters: TEL 44-1252-770000

• AVX/Kyocera H.K. Ltd.

Asian Sales Headquarters: TEL 852-363-3303


Murata Mfg. Co., Ltd.


- Murata Electronics North America, Inc.: TEL 1-404-436-1300
- Murata Europe Management GmbH: TEL 49-911-66870
- Murata Electronics Singapore (Pte.) Ltd.: TEL 65-758-4233

(4) Reset and Hardware Standby Inputs

 $(Vcc = +2.7 \text{ V to } +5.5 \text{ V}, \text{Vss} = 0.0 \text{ V}, \text{T}_A = -40 ^{\circ}\text{C to } +85 ^{\circ}\text{C})$

Parameter	Sym-	Pin name	Conditions	Va	lue	Unit	Remarks	
raiametei	bol	Fili lialile	Conditions	Min.	Max.	Offic	IVEIIIai NS	
Reset input time	t RSTL	RST		16 tcp	_	ns		
Hardware standby input time	t HSTL	HST		16 tcp	_	ns		





(5) Power-on Reset


 $(Vcc = +2.7 \text{ V to } +5.5 \text{ V}, \text{Vss} = 0.0 \text{ V}, \text{T}_A = -40 ^{\circ}\text{C to } +85 ^{\circ}\text{C})$

Parameter	Sym-	Pin name	Conditions	Value		Unit	Remarks	
raiailletei	bol	Fili liaille	Conditions	Min.	Max.	Oilit	Nemarks	
Power supply rise time	t R	Vcc		_	30	ms	*	
Power supply cut-off time	toff	Vcc	-	1	_	ms	For repetition of the operation	

^{*:} Vcc should be lower than 0.2 V before power supply rise.

Notes: • The above values are the values required for a power-on reset


- .When HST = "L", this standard must be followed to turn on power supply for power-on reset whether or not necessary.
- The device has built-in registers which are initialized only by power-on reset. For possible initialization of these registers, turn on power supply according to this standard.



(6) Bus Timing (Read)

 $(Vcc = +2.7 \text{ V to } +5.5 \text{ V}, \text{ Vss} = 0.0 \text{ V}, \text{ T}_A = -40 ^{\circ}\text{C to } +85 ^{\circ}\text{C})$


Parameter	Sym-	Din namo	Pin name Conditions		Value		Remarks
Parameter	bol	riii iiaiiie	Conditions	Min.	Max.	Unit	Remarks
ALE pulse width	tunuu	ALE	Vcc = +5.0 V±10%	tcp/2 - 20	_	ns	
ALE puise widin	LHLL	ALE	Vcc = +3.0 V±10%	tcp/2 - 35	_	ns	
Valid address → ALE ↓ time	tavll	Address	Vcc = +5.0 V±10%	tcp/2 - 20	_	ns	
Valid address → ALE V tillle	L AVLL	Address	Vcc = +3.0 V±10%	tcp/2 - 40	_	ns	
ALE $\downarrow \rightarrow$ address valid time	tLLAX	Address		tcp/2 - 15	_	ns	
Valid address $\rightarrow \overline{RD} \downarrow time$	t avrl	RD, Address	_	tcp - 15	_	ns	
Valid address → valid data	+	Address/	Vcc = +5.0 V±10%	_	5 tcp/2 – 60	ns	
input	tavdv	data	Vcc = +3.0 V±10%	_	5 tcp/2 - 80	ns	
RD pulse width	t rlrh	RD	_	3 tcp/2 – 20	_	ns	
$\overline{RD} \downarrow \to valid$ data input	t RLDV		Vcc = +5.0 V±10%		3 tcp/2 - 60	ns	
No V -> valid data iliput	t RLDV	Data	Vcc = +3.0 V±10%		3 t _{CP} /2 - 80	ns	
$\overline{RD} \uparrow \to data \; hold \; time$	t RHDX			0	_	ns	
$\overline{RD} \uparrow \to ALE \uparrow time$	t RHLH	RD, ALE		tcp/2 - 15	_	ns	
$\overline{RD} \uparrow \to address \ valid \ time$	t RHAX	Address, RD	_	tcp/2 - 10	_	ns	
Valid address → CLK ↑ time	t avch	Address, CLK		tcp/2 - 20	_	ns	
$\overline{RD} \downarrow \to CLK \uparrow time$	t RLCH	RD, CLK		tcp/2 - 20	_	ns	



(7) Bus Timing (Write)

 $(Vcc = +2.7 \text{ V to } +5.5 \text{ V}, \text{ Vss} = 0.0 \text{ V}, \text{ TA} = -40 ^{\circ}\text{C to } +85 ^{\circ}\text{C})$

Parameter	Sym-	Pin name	Conditions	Valu	ıe	Unit	Remarks
raiametei	bol	Fili liaille	Conditions	Min.	Max.	Offic	Kemarks
Valid address \rightarrow $\overline{\text{WR}}$ \downarrow time	tavwl	Address		tcp - 15	_	ns	
WR pulse width	tww	WRL, WRH	_	3 tcp/2 - 20	_	ns	
Valid data output $ ightarrow \overline{WR} \uparrow$ time	tovwh			3 tcp/2 - 20	_	ns	
WR ↑ → data hold time	twhox	Data	Vcc = +5.0 V±10%	20	_	ns	
WK 1 → data noid time	t WHDX		Vcc = +3.0 V±10%	30	_	ns ns	
$\overline{\text{WR}} \uparrow \rightarrow \text{address valid time}$	twhax	Address		tcp/2 - 10	_	ns	
$\overline{ m WR} \uparrow ightarrow m ALE \uparrow time$	twhlh	ALE, WRL, WRH	_	tcp/2 - 15	_	ns	
$\overline{WR}\downarrow \to CLK\downarrow time$	twlcl	WRL, WRH, CLK		tcp/2 - 20	_	ns	




(8) Ready Input Timing

 $(Vcc = +2.7 \text{ V to } +5.5 \text{ V}, \text{ Vss} = 0.0 \text{ V}, \text{ T}_A = -40 ^{\circ}\text{C to } +85 ^{\circ}\text{C})$

Parameter	Sym-	Pin name	Conditions	Va	lue	Unit	Remarks
raiailletei	bol	Fili liaille	Conditions	Min.	Max.		
PDV setup time	t RYHS	RDY	Vcc = +5.0 V±10%	45	_	ns	
RDY setup time	LRYHS	IND1	Vcc = +3.0 V±10%	70	_		
RDY hold time	t RYHH	RDY	_	0	_	ns	

Note: Use the auto-ready function if the setup time at fall of the RDY is too short.




(9) Hold Timing

 $(Vcc = +2.7 \text{ V to } +5.5 \text{ V}, \text{ Vss} = 0.0 \text{ V}, \text{ T}_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$

Parameter	Sym-	Pin name	Conditions		lue	Unit	Remarks
Farameter	bol	Fili liaille	Conditions	Min.	Max.	Oille	Remarks
Pin floating $\rightarrow \overline{HAK} \downarrow time$	txhal	HAK	_	30	t cp	ns	
$\overline{HAK} \uparrow \to pin \ valid \ time$	t hahv	HAK	_	t cP	2 tcp	ns	

Note: After reading HRQ, more than one cycle is required before changing HAK.



(10) I/O Expansion Serial Timing


 $(Vcc = +2.7 \text{ V to } +5.5 \text{ V}, \text{ Vss} = 0.0 \text{ V}, \text{ T}_A = -40 ^{\circ}\text{C to } +85 ^{\circ}\text{C})$

Parameter	Sym-	Din nama	Pin name Conditions		lue	Unit	Remarks	
Parameter	bol	Pili liaille	Conditions	Min.	Max.	Ollit	Remarks	
Serial clock cycle time	tscyc	SCK0 to 2	_	8 tcp	_	ns		
$SCK \downarrow \to SOT$ delay	t slov	SCK0 to 2	Vcc = +5.0 V±10%	-80	80	ns	C _L = 80 pF + 1	
time	tslov	SOT0 to 2	Vcc = +3.0 V±10%	-120	120	ns	TTL for the	
Valid SIN → SCK ↑	t ıvsh	SCK0 to 2	Vcc = +5.0 V±10%	100	_	ns	internal shift	
Valid SIN -> SCN	UVSH	SIN0 to 2	Vcc = +3.0 V±10%	200	_	ns	clock mode	
$SCK \uparrow \rightarrow valid SIN hold$	t shix	SCK0 to 2	Vcc = +5.0 V±10%	60	_	ns	output pin.	
time	LSHIX	SIN0 to 2	Vcc = +3.0 V±10%	120	_	ns		
Serial clock "H" pulse width	t shsl	SCK0 to 2	_	4 tcp	_	ns		
Serial clock "L" pulse width	t slsh	SCK0 to 2	_	4 tcp	_	ns	C _L = 80 pF + 1	
$SCK \downarrow \to SOT$ delay	t sLov	SCK0 to 2	Vcc = +5.0 V±10%	_	150	ns	TTL for the	
time	tslov	SOT0 to 2	Vcc = +3.0 V±10%	_	200	ns	external shift clock mode	
Valid SIN → SCK ↑	tıvsh	SCK0 to 2	Vcc = +5.0 V±10%	60	_	ns	output pin.	
Valid SIN -> SCN	UVSH	SIN0 to 2	SIN0 to 2 $V_{CC} = +3.0 \text{ V} \pm 10\%$ 120 — ns	ns				
$SCK \uparrow \rightarrow valid SIN hold$	t shix	SCK0 to 2	Vcc = +5.0 V±10%	60	_	ns		
time	ISHIA	SIN0 to 2	Vcc = +3.0 V±10%	120	_	ns		

Notes: • These are the AC characteristics for CLK synchronous mode.

[•] C_L is the load capacitance connected to the pin at testing.


[•] tcp is the machine cycle period (unit: ns).



(11) Timer Input Timing

 $(Vcc = +2.7 \text{ V to } +5.5 \text{ V}, \text{ Vss} = 0.0 \text{ V}, \text{ T}_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$


Parameter	Sym-	Pin name	Conditions	Va	lue	Unit	Remarks
Parameter	bol	riii iiaiiie	Conditions	Min.	Max.	Ullit	Remarks
Input pulse width	t TIWH/L	TIN0 to 1	_	4 tcp	_	ns	



(12) Timer Output Timing

 $(Vcc = +2.7 \text{ V to } +5.5 \text{ V}, \text{Vss} = 0.0 \text{ V}, \text{T}_A = -40 ^{\circ}\text{C to } +85 ^{\circ}\text{C})$


Parameter	Sym-	Pin name	Conditions	Va	lue	Unit	Remarks
raiametei	bol	Fili liailie	Conditions	Min.	Max.	Oilit	Nemarks
CLK ↑ → TouT change timing	tro	TOT0 to 1	Vcc = +5.0 V±10%	30	_	ns	
CLIX 1 -> 1001 Change tilling	LIO	1010101	Vcc = +3.0 V±10%	80	_	ns	



(13) Trigger Input Timing

 $(Vcc = +2.7 \text{ V to } +5.5 \text{ V}, \text{ Vss} = 0.0 \text{ V}, \text{ T}_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$


Parameter	Sym-	Pin name	Conditions	Va	lue	Unit Remarks	
parameter bol	bol	riii iiaiiie	Conditions	Min.	Max.	Offic	Remarks
Input pulse width	ttrgh ttrgl	ATG INT0 to INT1	_	5 tcp	_	ns	



(14) Chip Select Output Timing

 $(Vcc = +2.7 \text{ V to } +5.5 \text{ V}, \text{ Vss} = 0.0 \text{ V}, \text{ T}_A = -40 ^{\circ}\text{C to } +85 ^{\circ}\text{C})$

Parameter	Sym-	Pin name	Conditions	Va	Value		Remarks
Farameter	bol	Fili liaille	Conditions	Min.	Max.	Unit	iveillai ka
Chip select enabled \rightarrow	tour	CS0 to CS7 D15 to D00	Vcc = +5.0 V±10%	_	5 tcp/2 - 60	ns	
Valid data input time	LSVDV		Vcc = +3.0 V±10%	_	5 tcp/2 - 80	ns	
$\overline{\text{RD}} \uparrow \rightarrow$ Chip select enabled time	t RHSV	CS0 to CS7	_	tcp/2 - 10	_	ns	
$\overline{\mathrm{WR}} \uparrow \rightarrow$ Chip select enabled time	twnsv	CS0 to CS7 WRH, WRL	_	tcp/2 - 10		ns	
Enabled chip select \rightarrow CLK \uparrow time	tsvcн	CS0 to CS7 CLK	_	_	tcp/2 - 20	ns	



5. A/D Converter Electrical Characteristics

 $(AVcc = Vcc = +2.7 \text{ V to } +5.5 \text{ V}, AVss = Vss = 0.0 \text{ V}, 2.7 \text{ V } \delta \text{ AVRH} - AVRL, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$

			S = 0.0 V, 2.7 V	Value	,	Unit
Parameter	Symbol	Pin name	Min.	Тур.	Max.	Unit
Resolution	_	_	_	10	10	bit
Total error	_	_	_	_	±3.0	LSB
Linearity error	_	_	_	_	±2.0	LSB
Differential linearity error	_	_	_	_	±1.5	LSB
Zero transition voltage	Vот	AN0 to AN7	AVRL – 1.5	AVRL + 0.5	AVRL + 2.5	LSB
Full scale transition voltage	VFST	AN0 to AN7	AVRH – 4.5	AVRH – 1.5	AVRH + 0.5	LSB
Conversion time			6.125*1	_	_	μs
Conversion time	_	_	12.25*2	_	_	μs
Analog port input current	Iain	AN0 to AN7	_	0.1	10	μА
Analog input voltage	Vain	AN0 to AN7	AVRL	_	AVRH	V
Deference veltage	_	AVRH	AVRL + 2.7	_	AVcc	V
Reference voltage	_	AVRL	0	_	AVRH – 2.7	V
Dower gupply gurrent	lA	AVcc	_	3	_	mA
Power supply current	Іан	AVcc	_	_	5*3	μΑ
Peferance voltage cumply ourrent	IR	AVRH	_	200	_	μΑ
Reference voltage supply current	I RH	AVRH	_	_	5*3	μΑ
Variation between channels	_	AN0 to AN7	_	_	4	LSB


^{*1:} For $Vcc = +5.0 V \pm 10\%$ and a 16 MHz machine clock

Notes: • The relative error increases as |AVRH – AVRL| decreases.

- The output impedance of the external circuit for the analog input should be in the following range. Output impedance of external circuit < approx. $7 \text{ k}\Omega$
- If the output impedance of the external circuit is too high, the sampling time for the analog voltage may be too short. (Sampling time = $3.75 \,\mu s$ @4 MHz (This corresponds to 16 MHz internal operation if the multiplier is 4.))
- For an external capacitor to be provided outside the chip, its capacity should desirably be thousands times larger than that of the capacity in the chip taking in consideration the influence of the capacity distribution of the external and internal capacitors.


^{*2:} For $Vcc = +3.0 V \pm 10\%$ and a 8 MHz machine clock

^{*3:} The current when the A/D converter is not operating or the CPU is in stop mode (for Vcc = AVcc = AVRH = +5.0 V).




6. A/D Converter Glossary

- Resolution
 - The change in analog voltage that can be recognized by the A/D converter.
 - If the resolution is 10 bits, the analog voltage can be resolved into $2^{10} = 1024$ steps.
- Total error
 - The deviation between the actual and logic value attributable to offset error, gain error, non-linearity error, and noise.
- Linearity error
 - The deviation between the actual conversion characteristic of the device and the line linking the zero transition point (00 0000 0000 \leftrightarrow 00 0000 0001) and the full scale transition point (11 1111 1110 \leftrightarrow 11 1111 1111).
- · Differential linearity error
 - The variation from the ideal input voltage required to change the output code by 1 LSB.




■ EXAMPLES CHARACTERISTICS


(1) "H" Level Output Voltage




(2) "L" Level Output Voltage




(3) "H" Level Input Voltage/"L" Level Input Voltage




(4) "H" Level Input Voltage/"L" Level Input Voltage



(5) Power Supply Current (fcp = internal frequency)



(6) Pull-up Resistance



■ INSTRUCTIONS (340 INSTRUCTIONS)

Table 1 Explanation of Items in Tables of Instructions

Item	Meaning
Mnemonic	Upper-case letters and symbols: Represented as they appear in assembler. Lower-case letters: Replaced when described in assembler. Numbers after lower-case letters: Indicate the bit width within the instruction.
#	Indicates the number of bytes.
~	Indicates the number of cycles. m: When branching n: When not branching See Table 4 for details about meanings of other letters in items.
RG	Indicates the number of accesses to the register during execution of the instruction. It is used calculate a correction value for intermittent operation of CPU.
В	Indicates the correction value for calculating the number of actual cycles during execution of the instruction. (Table 5) The number of actual cycles during execution of the instruction is the correction value summed with the value in the "~" column.
Operation	Indicates the operation of instruction.
LH	Indicates special operations involving the upper 8 bits of the lower 16 bits of the accumulator. Z: Transfers "0". X: Extends with a sign before transferring. -: Transfers nothing.
АН	Indicates special operations involving the upper 16 bits in the accumulator. * : Transfers from AL to AH. - : No transfer. Z : Transfers 00H to AH. X : Transfers 00H or FFH to AH by signing and extending AL.
Ι	Indicates the status of each of the following flags: I (interrupt enable), S (stack), T (sticky bit),
S	N (negative), Z (zero), V (overflow), and C (carry). * : Changes due to execution of instruction.
Т	- : No change.
N	S: Set by execution of instruction. R: Reset by execution of instruction.
Z	
V	
С	
RMW	Indicates whether the instruction is a read-modify-write instruction. (a single instruction that reads data from memory, etc., processes the data, and then writes the result to memory.) * : Instruction is a read-modify-write instruction. - : Instruction is not a read-modify-write instruction. Note: A read-modify-write instruction cannot be used on addresses that have different meanings depending on whether they are read or written.

Table 2 Explanation of Symbols in Tables of Instructions

Symbol	Meaning
А	32-bit accumulator The bit length varies according to the instruction. Byte: Lower 8 bits of AL Word: 16 bits of AL Long: 32 bits of AL:AH
AH AL	Upper 16 bits of A Lower 16 bits of A
SP	Stack pointer (USP or SSP)
PC	Program counter
PCB	Program bank register
DTB	Data bank register
ADB	Additional data bank register
SSB	System stack bank register
USB	User stack bank register
SPB	Current stack bank register (SSB or USB)
DPR	Direct page register
brg1	DTB, ADB, SSB, USB, DPR, PCB, SPB
brg2	DTB, ADB, SSB, USB, DPR, SPB
Ri	R0, R1, R2, R3, R4, R5, R6, R7
RWi	RW0, RW1, RW2, RW3, RW4, RW5, RW6, RW7
RWj	RW0, RW1, RW2, RW3
RLi	RL0, RL1, RL2, RL3
dir	Compact direct addressing
addr16 addr24 ad24 0 to 15 ad24 16 to 23	Direct addressing Physical direct addressing Bit 0 to bit 15 of addr24 Bit 16 to bit 23 of addr24
io	I/O area (000000н to 0000FFн)
imm4 imm8 imm16 imm32 ext (imm8)	4-bit immediate data 8-bit immediate data 16-bit immediate data 32-bit immediate data 16-bit data signed and extended from 8-bit immediate data
disp8 disp16	8-bit displacement 16-bit displacement
bp	Bit offset
vct4 vct8	Vector number (0 to 15) Vector number (0 to 255)
()b	Bit address

(Continued)

(Continued)

Symbol	Meaning
rel	Branch specification relative to PC
ear eam	Effective addressing (codes 00 to 07) Effective addressing (codes 08 to 1F)
rlst	Register list

Table 3 Effective Address Fields

Code	N	lotation	l	Address format	Number of bytes in address extension *
00 01 02 03 04 05 06 07	R0 R1 R2 R3 R4 R5 R6 R7	RW0 RW1 RW2 RW3 RW4 RW5 RW6 RW7	RL0 (RL0) RL1 (RL1) RL2 (RL2) RL3 (RL3)	Register direct "ea" corresponds to byte, word, and long-word types, starting from the left	_
08 09 0A 0B	@RV @RV @RV @RV	V1 V2		Register indirect	0
0C 0D 0E 0F	@RV @RV @RV @RV	V1 + V2 +		Register indirect with post-increment	0
10 11 12 13 14 15 16 17	@RV @RV @RV @RV @RV	V0 + dis V1 + dis V2 + dis V3 + dis V4 + dis V5 + dis V6 + dis	p8 p8 p8 p8 p8 p8	Register indirect with 8-bit displacement	1
18 19 1A 1B	@RV @RV	V0 + dis V1 + dis V2 + dis V3 + dis	р16 р16	Register indirect with 16-bit displacement	2
1C 1D 1E 1F	@RV	V0 + RV V1 + RV C + disp ² 16	<i>J</i> 7	Register indirect with index Register indirect with index PC indirect with 16-bit displacement Direct address	0 0 2 2

Note: The number of bytes in the address extension is indicated by the "+" symbol in the "#" (number of bytes) column in the tables of instructions.

Table 4 Number of Execution Cycles for Each Type of Addressing

		(a)	Number of register
Code	Operand	Number of execution cycles for each type of addressing	accesses for each type of addressing
00 to 07	Ri RWi RLi	Listed in tables of instructions	Listed in tables of instructions
08 to 0B	@RWj	2	1
0C to 0F	@RWj +	4	2
10 to 17	@RWi + disp8	2	1
18 to 1B	@RWj + disp16	2	1
1C 1D 1E 1F	@RW0 + RW7 @RW1 + RW7 @PC + disp16 addr16	4 4 2 1	2 2 0 0

Note: "(a)" is used in the "~" (number of states) column and column B (correction value) in the tables of instructions.

Table 5 Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles

	(b) I	oyte	(c) v	vord	(d) I	ong
Operand	Number of cycles	Number of access	Number of cycles	Number of access	Number of cycles	Number of access
Internal register	+0	1	+0	1	+0	2
Internal memory even address Internal memory odd address	+0 +0	1	+0 +2	1 2	+0 +4	2 4
Even address on external data bus (16 bits) Odd address on external data bus (16 bits)	+1 +1	1 1	+1 +4	1 2	+2 +8	2 4
External data bus (8 bits)	+1	1	+4	2	+8	4

Notes: • "(b)", "(c)", and "(d)" are used in the "~" (number of states) column and column B (correction value) in the tables of instructions.

• When the external data bus is used, it is necessary to add in the number of wait cycles used for ready input and automatic ready.

Table 6 Correction Values for Number of Cycles Used to Calculate Number of Program Fetch Cycles

Instruction	Byte boundary	Word boundary
Internal memory	_	+2
External data bus (16 bits)	_	+3
External data bus (8 bits)	+3	_

Notes: • When the external data bus is used, it is necessary to add in the number of wait cycles used for ready input and automatic ready.

• Because instruction execution is not slowed down by all program fetches in actuality, these correction values should be used for "worst case" calculations.

Table 7 Transfer Instructions (Byte) [41 Instructions]

ı	Mnemonic	#	~	RG	В	Operation	LH	АН	I	S	T	N	Z	٧	С	RMW
MOV MOV MOV MOV MOV MOV MOV MOV MOV	A, dir A, addr16 A, Ri A, ear A, eam A, io A, #imm8 A, @A A, @RLi+disp8 A, #imm4	2 3 1 2 2+ 2 2 2 3 1	3 4 2 2 3+ (a) 3 2 3 10	0 0 1 1 0 0 0 0 2	(b) (b) (c) (b) (d) (d) (d) (d)	$\begin{array}{l} \text{byte (A)} \leftarrow (\text{dir}) \\ \text{byte (A)} \leftarrow (\text{addr16}) \\ \text{byte (A)} \leftarrow (\text{Ri}) \\ \text{byte (A)} \leftarrow (\text{ear}) \\ \text{byte (A)} \leftarrow (\text{eam}) \\ \text{byte (A)} \leftarrow (\text{io}) \\ \text{byte (A)} \leftarrow \text{imm8} \\ \text{byte (A)} \leftarrow ((\text{A})) \\ \text{byte (A)} \leftarrow ((\text{RLi}) + \text{disp8}) \\ \text{byte (A)} \leftarrow (\text{imm4} \end{array}$	Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z	* * * * * * * * * * * * * * * * * * * *				* * * * * * * R	* * * * * * * * *			
MOVX MOVX MOVX MOVX MOVX MOVX MOVX MOVX	A, dir A, addr16 A, Ri A, ear A, eam A, io A, #imm8 A, @A A, @RWi+disp8 A, @RLi+disp8	2 3 2 2+ 2 2 2 2 3	3 4 2 2 3+ (a) 3 2 3 5	0 0 1 1 0 0 0 0 1 2	(b) (b) (c) (b) (d) (d) (d) (d)	byte (A) \leftarrow (dir) byte (A) \leftarrow (addr16) byte (A) \leftarrow (Ri) byte (A) \leftarrow (ear) byte (A) \leftarrow (eam) byte (A) \leftarrow (io) byte (A) \leftarrow imm8 byte (A) \leftarrow ((A)) byte (A) \leftarrow ((RWi)+disp8) byte (A) \leftarrow ((RLi)+disp8)	X X X X X X X	* * * * * * * * * * * * * * * * * * * *				* * * * * * * *	* * * * * * * * *			
MOV MOV MOV MOV MOV MOV MOV MOV MOV MOV	dir, A addr16, A Ri, A ear, A eam, A io, A @RLi+disp8, A Ri, ear Ri, eam ear, Ri eam, Ri Ri, #imm8 io, #imm8 ear, #imm8 ear, #imm8 eam, #imm8 @AL, AH @A, T	2 3 1 2 2+ 2 3 2 2+ 2 2+ 2 3 3 3 3 3 3+ 2	3 4 2 2 3+(a) 3 10 3 4+(a) 5+(a) 2 5 5 2 4+(a) 3	0 0 1 1 1 0 0 2 2 1 1 1 0 0 0 1 1 1 0 0 0 0	(b) (b) (c) (b) (d) (d) (d) (d) (e) (e) (e) (e) (f) (f) (f) (f) (f) (f) (f) (f) (f) (f	byte (dir) \leftarrow (A) byte (addr16) \leftarrow (A) byte (addr16) \leftarrow (A) byte (Ri) \leftarrow (A) byte (ear) \leftarrow (A) byte (eam) \leftarrow (A) byte (io) \leftarrow (A) byte (Ri) \leftarrow (ear) byte (Ri) \leftarrow (eam) byte (ear) \leftarrow (Ri) byte (Ri) \leftarrow imm8 byte (io) \leftarrow imm8 byte (dir) \leftarrow imm8 byte (ear) \leftarrow imm8 byte (AH)						* * * * * * * * * * * * * * * * * * * *	* * * * * * * * * * * * * * * * * * * *			
XCH XCH XCH XCH	A, ear A, eam Ri, ear Ri, eam	2 2+ 2 2+	4 5+ (a) 7 9+ (a)	2 0 4 2	0 2× (b) 0 2× (b)	byte (A) \leftrightarrow (ear) byte (A) \leftrightarrow (eam) byte (Ri) \leftrightarrow (ear) byte (Ri) \leftrightarrow (eam)	Z Z -		1111	- - -	1111		_ _ _ _	1111	_ _ _	- - -

Table 8 Transfer Instructions (Word/Long Word) [38 Instructions]

Mnemonic	#	~	RG	В	Operation	LH	АН	I	S	T	N	Z	٧	С	RMW
MOVW A, dir MOVW A, addr16 MOVW A, SP MOVW A, RWi MOVW A, ear MOVW A, eam MOVW A, io MOVW A, @A MOVW A, @RWi+disp8 MOVW A, @RLi+disp8	2 3 1 1 2 2+ 2 2 3 2 3	3 4 1 2 2 3+(a) 3 3 2 5	0 0 0 1 1 0 0 0 0		$\begin{array}{l} word \ (A) \leftarrow (dir) \\ word \ (A) \leftarrow (addr16) \\ word \ (A) \leftarrow (SP) \\ word \ (A) \leftarrow (RWi) \\ word \ (A) \leftarrow (ear) \\ word \ (A) \leftarrow (eam) \\ word \ (A) \leftarrow (io) \\ word \ (A) \leftarrow (i(A)) \\ word \ (A) \leftarrow imm16 \\ word \ (A) \leftarrow ((RWi) + disp8) \\ word \ (A) \leftarrow ((RLi) + disp8) \end{array}$		* * * * * * * * * * * * * * * * * * * *			111111111	* * * * * * * * * *	* * * * * * * * *		111111111	
MOVW dir, A MOVW sp, A MOVW SP, A MOVW RWi, A MOVW ear, A MOVW eam, A MOVW @RWi+disp8, A MOVW @RLi+disp8, A MOVW RWi, ear MOVW RWi, ear MOVW RWi, ear MOVW RWi, ein MOVW eam, RWi MOVW eam, RWi MOVW RWi, #imm16 MOVW ear, #imm16 MOVW ear, #imm16	2 3 1 1 2 2+ 2 2 3 2 2+ 2 2+ 3 4 4 4+	3 4 1 2 2 3+(a) 3 5 10 3 4+(a) 5+(a) 2 5 2 4+(a)	0 0 0 1 1 0 0 1 2 2 1 1 0 0 1 0 1		$\begin{array}{c} word \ (dir) \leftarrow (A) \\ word \ (addr16) \leftarrow (A) \\ word \ (SP) \leftarrow (A) \\ word \ (RWi) \leftarrow (A) \\ word \ (ear) \leftarrow (A) \\ word \ (eam) \leftarrow (A) \\ word \ (io) \leftarrow (A) \\ word \ ((RWi) + disp8) \leftarrow (A) \\ word \ ((RWi) + disp8) \leftarrow (A) \\ word \ (RWi) \leftarrow (ear) \\ word \ (RWi) \leftarrow (eam) \\ word \ (ear) \leftarrow (RWi) \\ word \ (eam) \leftarrow (RWi) \\ word \ (RWi) \leftarrow imm16 \\ word \ (ear) \leftarrow imm16 \\ word \ (eam) \leftarrow imm16 \\ word \ (eam) \leftarrow imm16 \\ word \ (eam) \leftarrow imm16 \\ \end{array}$						* * * * * * * * * * * * * * * * * * * *	* * * * * * * * * * * *			
MOVW AL, AH /MOVW @A, T XCHW A, ear XCHW A, eam XCHW RWi, ear	2 2 2+ 2	3 4 5+ (a) 7	0 2 0 4	(c) 0 2×(c) 0	word $((A)) \leftarrow (AH)$ word $(A) \leftrightarrow (ear)$ word $(A) \leftrightarrow (eam)$ word $(RWi) \leftrightarrow (ear)$	1 11	_ _ _ _		_ _ _ _	1 111	*	*	1 111	1 1 1	- - -
XCHW RWi, eam MOVL A, ear MOVL A, eam MOVL A, #imm32	2+ 2 2+ 5	9+ (a) 4 5+ (a) 3	2 0 0	2× (c) 0 (d) 0	word (RWi) \leftrightarrow (eam) long (A) \leftarrow (ear) long (A) \leftarrow (eam) long (A) \leftarrow imm32		_ _ _ _	_ _ _ _	_ _ _ _	1 1 1	* * *	* *	- - - -	1 1 1	_ _ _ _
MOVL ear, A MOVL eam, A	2 2+	4 5+ (a)	2	0 (d)	long (ear) ← (A) long (eam) ← (A)	-	_ _	_	_ _	<u> </u>	*	*	<u> </u>		_ _

Table 9 Addition and Subtraction Instructions (Byte/Word/Long Word) [42 Instructions]

Mn	emonic	#	~	RG	В	Operation	LH	АН	I	S	T	N	Z	٧	С	RMW
ADD ADD ADD ADD ADDC ADDC ADDC ADDC ADD	A,#imm8 A, dir A, ear A, eam ear, A eam, A A A, ear A, eam A A, dir A, ear A, ear A, ear A, ear A, ear A, ear A, eam ear, A eam, A A A, ear A, ear A	2 2 2 2+ 2 2+ 1 2 2+ 1 2 2+ 2 2+ 2 2+ 1 2 2+ 1 2 2+ 1 2+ 2+ 1 2+ 2 2 2 2	2 5 3 4+(a) 3 5+(a) 2 3 4+(a) 3 5+(a) 3 5+(a) 3 4+(a) 3 5+(a) 3 4+(a) 3 4+(a) 3 4+(a) 3 4+(a) 3 4+(a) 3 4+(a) 3 4+(a) 3 4+(a) 3 4+(a) 4 4+(a) 4 4+(a) 4 5 4+(a) 4 5 4+(a) 4 5 5 5 6 7 8 7 8 8 8 8 7 8 8 8 8 7 8 8 8 8 8 8	0 0 1 0 2 0 0 0 1 0 0 0 0 1 0 0 0 0 1 0 0 0 0	0 (b) 0 (b) 0 (b) 0 (b) 0 (b) 0 (c) 2×(b) 0 (c) 0 (b) 0 (c)	byte (A) \leftarrow (A) +imm8 byte (A) \leftarrow (A) +(dir) byte (A) \leftarrow (A) +(ear) byte (A) \leftarrow (A) +(eam) byte (ear) \leftarrow (ear) + (A) byte (eam) \leftarrow (eam) + (A) byte (A) \leftarrow (AH) + (AL) + (C) byte (A) \leftarrow (A) + (ear) + (C) byte (A) \leftarrow (A) + (eam) + (C) byte (A) \leftarrow (A) + (eam) + (C) byte (A) \leftarrow (A) - (imm8 byte (A) \leftarrow (A) - (imm8 byte (A) \leftarrow (A) - (ear) byte (A) \leftarrow (A) - (ear) byte (A) \leftarrow (A) - (ear) byte (ear) \leftarrow (ear) - (A) byte (ear) \leftarrow (ear) - (A) byte (A) \leftarrow (AH) - (AL) - (C) byte (A) \leftarrow (A) - (eam) - (C) byte (A) \leftarrow (A) - (eam) - (C) byte (A) \leftarrow (A) - (eam) - (C)	Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z					* * * * * * * * * * * * * * * * * * * *	* * * * * * * * * * * * * * * * * * * *	* * * * * * * * * * * * * * * * * * * *	* * * * * * * * * * * * * * * * * * * *	
ADDW ADDW ADDW ADDW ADDW ADDCW ADDCW SUBW SUBW SUBW SUBW SUBW SUBW SUBW SUB	A, eam A, ear A, eam A, #imm16 ear, A eam, A A, ear	1 2 2+ 3 2 2+ 1 2 2+ 3 2 2+ 2 2+	2 3 4+(a) 2 3 5+(a) 3 4+(a) 2 3 5+(a) 3 4+(a)	0 1 0 0 2 0 1 0 0 1 0 0 2 0 1	0 0 0 0 0 2×(c) 0 (c) 0 0 (c) 0 0 2×(c) 0 0 (c)	word (A) \leftarrow (AH) + (AL) word (A) \leftarrow (A) + (ear) word (A) \leftarrow (A) + (eam) word (A) \leftarrow (A) + (eam) word (ear) \leftarrow (ear) + (A) word (eam) \leftarrow (eam) + (A) word (A) \leftarrow (A) + (ear) + (C) word (A) \leftarrow (A) + (eam) + (C) word (A) \leftarrow (A) - (ear) word (A) \leftarrow (A) - (ear) word (A) \leftarrow (A) - (eam) word (A) \leftarrow (A) - (eam) word (A) \leftarrow (A) - (eam) word (ear) \leftarrow (ear) - (A) word (eam) \leftarrow (eam) - (A) word (A) \leftarrow (A) - (ear) - (C) word (A) \leftarrow (A) - (eam) - (C)						* * * * * * * * * * * * * * * * * * * *	* * * * * * * * * * * * * * * * * * * *	* * * * * * * * * * * * * * * * * * * *	* * * * * * * * * * * * * * * * * * * *	- - - - * - - - - - - - - - - - - - - -
ADDL ADDL ADDL SUBL SUBL SUBL	A, ear A, eam A, #imm32 A, ear A, eam A, #imm32	2 2+ 5 2 2+ 5	6 7+(a) 4 6 7+(a) 4	2 0 0 2 0 0	0 (d) 0 0 (d) 0	$\begin{array}{l} \text{long (A)} \leftarrow \text{(A)} + \text{(ear)} \\ \text{long (A)} \leftarrow \text{(A)} + \text{(eam)} \\ \text{long (A)} \leftarrow \text{(A)} + \text{imm32} \\ \text{long (A)} \leftarrow \text{(A)} - \text{(ear)} \\ \text{long (A)} \leftarrow \text{(A)} - \text{(eam)} \\ \text{long (A)} \leftarrow \text{(A)} - \text{imm32} \end{array}$	- - - - -	- - - -	_ _ _ _			*	* * * * * *	* * * * *	* * * * * *	- - - - -

Table 10 Increment and Decrement Instructions (Byte/Word/Long Word) [12 Instructions]

Mı	nemonic	#	~	RG	В	Operation	LH	АН	I	S	Т	N	Z	٧	С	RMW
INC INC	ear eam	2 2+	2 5+ (a)	2	0 2× (b)	byte (ear) ← (ear) +1 byte (eam) ← (eam) +1	_	_	_	_ _	_ _	*	*	*	_	*
DEC DEC	ear eam	2 2+	3 5+ (a)	2 0	0 2× (b)	byte (ear) ← (ear) −1 byte (eam) ← (eam) −1	_	_ _	-	_ _	_ _	*	*	*	_ _	-
INCW INCW	ear eam	2 2+	3 5+ (a)	2	0 2× (c)	word (ear) ← (ear) +1 word (eam) ← (eam) +1	_		1 1	_	_ _	*	*	*	_	- *
DECW DECW	ear eam	2 2+	3 5+ (a)	2 0	0 2× (c)	word (ear) ← (ear) −1 word (eam) ← (eam) −1	_	_ _	-	_ _	_ _	*	*	*	_ _	-
INCL INCL	ear eam	2 2+	7 9+ (a)	4 0	0 2× (d)	long (ear) ← (ear) +1 long (eam) ← (eam) +1	_		1 1	_ _	_ _	*	*	*	_	*
DECL DECL	ear eam	2 2+	7 9+ (a)	4 0	0 2× (d)	long (ear) ← (ear) −1 long (eam) ← (eam) −1	_	_ _	_ _	_ _	_ _	*	*	*	_ _	*

Note: For an explanation of "(a)" to "(d)", refer to Table 4, "Number of Execution Cycles for Each Type of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

Table 11 Compare Instructions (Byte/Word/Long Word) [11 Instructions]

Mn	emonic	#	~	RG	В	Operation	LH	АН	_	S	Т	Ζ	Z	٧	С	RMW
CMP CMP CMP CMP	A A, ear A, eam A, #imm8	1 2 2+ 2	1 2 3+ (a) 2	0 1 0 0	0 (b) 0	byte (AH) $-$ (AL) byte (A) \leftarrow (ear) byte (A) \leftarrow (eam) byte (A) \leftarrow imm8	_ _ _	1 1 1 1	1 1 1 1	_ _ _	1111	* * *	* * *	* *	* * *	_ _ _ _
CMPW CMPW CMPW CMPW	A A, ear A, eam A, #imm16	1 2 2+ 3	1 2 3+ (a) 2	0 1 0 0	0 (c) 0	word (AH) $-$ (AL) word (A) \leftarrow (ear) word (A) \leftarrow (eam) word (A) \leftarrow imm16	- - -		1 1 1 1	- - -	1111	* * * *	* * *	* * * *	* * *	_ _ _ _
CMPL CMPL CMPL	A, ear A, eam A, #imm32	2 2+ 5	6 7+ (a) 3	2 0 0	0 (d) 0	word (A) \leftarrow (ear) word (A) \leftarrow (eam) word (A) \leftarrow imm32	_ 	1 1 1	1 1 1	_ _ _	1 1 1	* *	* *	* *	* *	_ _ _

Table 12 Multiplication and Division Instructions (Byte/Word/Long Word) [11 Instructions]

Mnem	nonic	#	~	RG	В	Operation	LH	АН	I	s	T	N	Z	٧	С	RMW
DIVU	Α	1	*1	0	0	word (AH) /byte (AL) Quotient → byte (AL) Remainder → byte (AH)	-	-	-	-	-	-	_	*	*	_
DIVU	A, ear	2	*2	1	0	word (A)/byte (ear)	_	_	_	_	_	_	_	*	*	-
DIVU	A, eam	2+	*3	0	*6	Quotient → byte (A) Remainder → byte (ear) word (A)/byte (eam)	_	_	_	_	_	_	_	*	*	_
DIVUW	A, ear	2	*4	1	0	Quotient → byte (A) Remainder → byte (eam) long (A)/word (ear)	_	_	_	_	_	_	_	*	*	_
DIVUW	A, eam	2+	*5	0	*7	Quotient \rightarrow word (A) Remainder \rightarrow word (ear) long (A)/word (eam) Quotient \rightarrow word (A) Remainder \rightarrow word (eam)	_	-	_	-	Ι	_	-	*	*	-
MULU	A	1	*8	0	0	byte (AH) *byte (AL) \rightarrow word (A)	_	_	_	_	_	_	_	_	_	-
MULU MULU	A, ear A, eam	2 2+	*9 *10	0	(b)	byte (A) *byte (ear) \rightarrow word (A) byte (A) *byte (eam) \rightarrow word (A)	_	_	_	_	_	_	_	_	_	_
MULUW MULUW MULUW	A, ear	1 2 2+	*11 *12 *13	0 1 0	0 0 (c)	word (AH) *word (AL) \rightarrow long (A) word (A) *word (ear) \rightarrow long (A) word (A) *word (eam) \rightarrow long (A)	_ _ _	111	_ _	111	1 1 1		_ 	_ _ _	1 1 1	_ _ _

^{*1: 3} when the result is zero, 7 when an overflow occurs, and 15 normally.

^{*2: 4} when the result is zero, 8 when an overflow occurs, and 16 normally.

^{*3: 6 + (}a) when the result is zero, 9 + (a) when an overflow occurs, and 19 + (a) normally.

^{*4: 4} when the result is zero, 7 when an overflow occurs, and 22 normally.

^{*5: 6 + (}a) when the result is zero, 8 + (a) when an overflow occurs, and 26 + (a) normally.

^{*6: (}b) when the result is zero or when an overflow occurs, and $2 \times (b)$ normally.

^{*7: (}c) when the result is zero or when an overflow occurs, and $2 \times$ (c) normally.

^{*8: 3} when byte (AH) is zero, and 7 when byte (AH) is not zero.

^{*9: 4} when byte (ear) is zero, and 8 when byte (ear) is not zero.

^{*10:} 5 + (a) when byte (eam) is zero, and 9 + (a) when byte (eam) is not 0.

^{*11: 3} when word (AH) is zero, and 11 when word (AH) is not zero.

^{*12: 4} when word (ear) is zero, and 12 when word (ear) is not zero.

^{*13: 5 + (}a) when word (eam) is zero, and 13 + (a) when word (eam) is not zero.

Table 13 Logical 1 Instructions (Byte/Word) [39 Instructions]

Mn	emonic	#	~	RG	В	Operation	LH	АН	ı	s	Т	N	Z	٧	С	RMW
AND AND AND AND AND	A, #imm8 A, ear A, eam ear, A eam, A	2 2 2+ 2 2+	2 3 4+ (a) 3 5+ (a)	0 1 0 2 0	0 (b) 0 2× (b)	byte (A) \leftarrow (A) and imm8 byte (A) \leftarrow (A) and (ear) byte (A) \leftarrow (A) and (eam) byte (ear) \leftarrow (ear) and (A) byte (eam) \leftarrow (eam) and (A)	- - - -	_ _ _ _	_ _ _ _	- - - -	- - - -	* * * * *	* * * *	מממממ	- - - -	_ _ _ _ *
OR OR OR OR OR	A, #imm8 A, ear A, eam ear, A eam, A	2 2 2+ 2 2+	2 3 4+ (a) 3 5+ (a)	0 1 0 2 0	0 0 (b) 0 2× (b)	byte (A) \leftarrow (A) or imm8 byte (A) \leftarrow (A) or (ear) byte (A) \leftarrow (A) or (eam) byte (ear) \leftarrow (ear) or (A) byte (eam) \leftarrow (eam) or (A)	- - - -	- - - -	_ _ _ _	- - - -	_ _ _ _	* * * *	* * * *	R R R R R	_ _ _ _	_ _ _ _ *
XOR XOR XOR XOR XOR	A, #imm8 A, ear A, eam ear, A eam, A	2 2 2+ 2 2+	2 3 4+ (a) 3 5+ (a)	0 1 0 2 0	0 0 (b) 0 2× (b)	byte (A) \leftarrow (A) xor imm8 byte (A) \leftarrow (A) xor (ear) byte (A) \leftarrow (A) xor (eam) byte (ear) \leftarrow (ear) xor (A) byte (eam) \leftarrow (eam) xor (A)	- - - -	- - - -	_ _ _ _	- - - -	_ _ _ _	* * * *	* * * *	R R R R R	_ _ _ _	- - - - *
NOT NOT NOT	A ear eam	1 2 2+	2 3 5+ (a)	0 2 0	0 0 2× (b)	byte (A) \leftarrow not (A) byte (ear) \leftarrow not (ear) byte (eam) \leftarrow not (eam)	_ _ _	_ _ _	_ _	_ _ _	_ _ _	* *	* *	R R R	- - -	_ _ *
ANDW ANDW ANDW ANDW ANDW ANDW	A A, #imm16 A, ear A, eam ear, A eam, A	1 3 2 2+ 2 2+	2 2 3 4+ (a) 3 5+ (a)	0 0 1 0 2 0	0 0 (c) 0 2×(c)	word (A) \leftarrow (AH) and (A) word (A) \leftarrow (A) and imm16 word (A) \leftarrow (A) and (ear) word (A) \leftarrow (A) and (eam) word (ear) \leftarrow (ear) and (A) word (eam) \leftarrow (eam) and (A)	- - - -		_ _ _ _	- - - -	_ _ _ _	* * * * *	* * * * *	22222	_ _ _ _	- - - - *
ORW ORW ORW ORW ORW	A A, #imm16 A, ear A, eam ear, A eam, A	1 3 2 2+ 2 2+	2 2 3 4+ (a) 3 5+ (a)	0 0 1 0 2 0	0 0 (c) 0 2×(c)	word (A) \leftarrow (AH) or (A) word (A) \leftarrow (A) or imm16 word (A) \leftarrow (A) or (ear) word (A) \leftarrow (A) or (eam) word (ear) \leftarrow (ear) or (A) word (eam) \leftarrow (eam) or (A)	- - - -	_ _ _ _ _	- - - -	- - - -	- - - -	* * * * * *	* * * * * *	22222	- - - -	- - - - *
XORW XORW XORW XORW XORW XORW	A A, #imm16 A, ear A, eam ear, A eam, A	1 3 2 2+ 2 2+	2 2 3 4+ (a) 3 5+ (a)	0 0 1 0 2	0 0 (c) 0 2×(c)	word (A) \leftarrow (AH) xor (A) word (A) \leftarrow (A) xor imm16 word (A) \leftarrow (A) xor (ear) word (A) \leftarrow (A) xor (eam) word (ear) \leftarrow (ear) xor (A) word (eam) \leftarrow (eam) xor (A)	- - - -	_ _ _ _ _	- - - -	- - - -	- - - -	* * * * * *	* * * * * *	22222	- - - - -	- - - - *
NOTW NOTW NOTW	A ear eam	1 2 2+	2 3 5+ (a)	0 2 0	0 0 2× (c)	word (A) \leftarrow not (A) word (ear) \leftarrow not (ear) word (eam) \leftarrow not (eam)	- - -	_ _ _	_ _ _	_ _ _	_ _ _	* *	* * *	R R R	- - -	_ _ *

Table 14 Logical 2 Instructions (Long Word) [6 Instructions]

Mr	nemonic	#	~	RG	В	Operation	LH	АН	ı	S	Т	N	Z	٧	С	RMW
ANDL ANDL	A, ear A, eam	2 2+	6 7+ (a)	2	0 (d)	long (A) \leftarrow (A) and (ear) long (A) \leftarrow (A) and (eam)	_	1 1			_	*	*	R R	_	-
ORL ORL	A, ear A, eam	2 2+	6 7+ (a)	2	(d)	long (A) \leftarrow (A) or (ear) long (A) \leftarrow (A) or (eam)	_		-	-	_ _	*	*	R R	_ _	_ _
XORL XORL	A, ea A, eam	2 2+	6 7+ (a)	2	0 (d)	$\begin{array}{l} \text{long (A)} \leftarrow \text{(A) xor (ear)} \\ \text{long (A)} \leftarrow \text{(A) xor (eam)} \end{array}$	- -		- -	-	_ _	*	*	R R	_ _	_ _

Table 15 Sign Inversion Instructions (Byte/Word) [6 Instructions]

Mr	nemonic	#	~	RG	В	Operation	LH	АН	ı	S	T	N	Z	٧	С	RMW
NEG	Α	1	2	0	0	byte (A) \leftarrow 0 – (A)	Х	1	-	_	_	*	*	*	*	_
NEG NEG	ear eam	2 2+	3 5+ (a)	2	0 2× (b)	byte (ear) \leftarrow 0 – (ear) byte (eam) \leftarrow 0 – (eam)	_ _	-	_ _	_	_	*	*	*	*	*
NEGW	A	1	2	0	0	word $(A) \leftarrow 0 - (A)$	_	-	-	_	_	*	*	*	*	_
NEGW NEGW	ear eam	2 2+	3 5+ (a)	2	0 2× (c)	word (ear) \leftarrow 0 - (ear) word (eam) \leftarrow 0 - (eam)	_ _	_	_ _	_	_	*	*	*	*	- *

Table 16 Normalize Instruction (Long Word) [1 Instruction]

Mnemonic	#	?	RG	В	Operation	LH	АН	I	S	Т	N	Z	٧	С	RMW
NRML A, R0	2	*1	1	0	long (A) ← Shift until first digit is "1" byte (R0) ← Current shift count	1	-	1	-	-	-	*	-	1	-

^{*1: 4} when the contents of the accumulator are all zeroes, 6 + (R0) in all other cases (shift count).

Table 17 Shift Instructions (Byte/Word/Long Word) [18 Instructions]

Mnemonic	#	~	RG	В	Operation	LH	АН	I	s	T	N	Z	٧	С	RMW
RORC A ROLC A	2 2	2 2	0		byte (A) \leftarrow Right rotation with carry byte (A) \leftarrow Left rotation with carry	_	_	_	_	1 1	*	*	_	*	_
RORC ear RORC eam ROLC ear ROLC eam	2 2+ 2 2+	3 5+(a) 3 5+(a)	2 0 2 0	2×(b)	byte (ear) ← Right rotation with carry byte (eam) ← Right rotation with carry byte (ear) ← Left rotation with carry byte (eam) ← Left rotation with carry	_ _ _ _		_ _ _ _	- - -		* * *	* * * *	1 1 1 1	* * *	- * - *
ASR A, R0 LSR A, R0 LSL A, R0	2 2 2	*1 *1 *1	1 1 1	0 0 0	byte (A) \leftarrow Arithmetic right barrel shift (A, R0) byte (A) \leftarrow Logical right barrel shift (A, R0) byte (A) \leftarrow Logical left barrel shift (A, R0)	_ _ _		- - -	_ _ _	*	* *	* *	1 1 1	* *	_ _ _
ASRW A LSRW A/SHRW A LSLW A/SHLW A	1 1 1	2 2 2	0 0 0	0 0 0	word (A) \leftarrow Arithmetic right shift (A, 1 bit) word (A) \leftarrow Logical right shift (A, 1 bit) word (A) \leftarrow Logical left shift (A, 1 bit)	_ _ _		_ _ _	_ _ _	*	* R *	* *	1 1 1	* *	_ _ _
ASRW A, R0 LSRW A, R0 LSLW A, R0	2 2 2	*1 *1 *1	1 1 1	0 0 0	word (A) \leftarrow Arithmetic right barrel shift (A, R0) word (A) \leftarrow Logical right barrel shift (A, R0) word (A) \leftarrow Logical left barrel shift (A, R0)	- - -	- -	- - -	_ _ _	*	* *	* *		* *	_ _ _
ASRL A, R0 LSRL A, R0 LSLL A, R0	2 2 2	*2 *2 *2	1 1 1	0 0 0	$\begin{array}{l} \text{long (A)} \leftarrow \text{Arithmetic right shift (A, R0)} \\ \text{long (A)} \leftarrow \text{Logical right barrel shift (A, R0)} \\ \text{long (A)} \leftarrow \text{Logical left barrel shift (A, R0)} \end{array}$	_ _ _		- - -	_ _ _	*	* *	* *		* *	_ _ _

^{*1: 6} when R0 is 0, 5 + (R0) in all other cases.

^{*2: 6} when R0 is 0, 6 + (R0) in all other cases.

Table 18 Branch 1 Instructions [31 Instructions]

Mnemonic	#	~	RG	В	Operation	LH	ΑН	I	S	Т	N	Z	٧	С	RMW
BZ/BEQ rel	2	*1	0	0	Branch when (Z) = 1	_	_	_	_	_	_	_	_	_	_
BNZ/BNE rel	2	*1	0	0	Branch when $(Z) = 0$	_	_	_	_	_	_	_	_	_	_
BC/BLO rel	2	*1	0	0	Branch when (C) = 1	_	-	_	_	_	_	_	-	_	_
BNC/BHS rel	2	*1	0	0	Branch when (C) = 0	_	_	_	_	_	_	_	-	_	_
BN rel	2	*1	0	0	Branch when (N) = 1	_	_	_	_	_	_	_	-	_	_
BP rel	2	*1	0	0	Branch when $(N) = 0$	_	_	_	_	_	_	_	_	_	_
BV rel	2	*1	0	0	Branch when $(V) = 1$	_	_	_	_	_	_	_	_	_	_
BNV rel BT rel	2	*1	0	0	Branch when $(V) = 0$	_	_	_	_	_	_	_	_	_	_
BT rel BNT rel	2	*1	0	0	Branch when (T) = 1 Branch when (T) = 0	_	_	_	_	_	_	_	_	_	_
BLT rel	2	*1	0	0	Branch when (V) xor (N) = 1	_	_		_	_	_	_	_	_	
BGE rel	2	*1	0	0	Branch when (V) xor (N) = 1	_	_	_	_	_	_	_	_	_	_
BLE rel	2	*1	0	0	Branch when $((V) xor(N)) or(Z) = 1$	_		_		_	_	_	_	_	
BGT rel	2 2	*1	0	Ö	Branch when $((V) \times (V))$ or $(Z) = 0$	_		_	_	Ξ				Ξ	_
BLS rel	2	*1	ő	ő	Branch when (C) or $(Z) = 1$	_	_	_	_	_	_	_	_	_	_
BHI rel	2	*1	ő	ő	Branch when (C) or $(Z) = 1$	_	_	_	_	_	_	_	_	_	_
BRA rel	2	*1	Õ	Õ	Branch unconditionally	_	_	_	_	_	_	_	_	_	_
	_	*1		·	2.4										
JMP @A	1	2	0	0	word (PC) \leftarrow (A)	_	_	_	_	_	_	_	_	_	_
JMP addr16	3	2 3	0	0	word (PC) ← addr16	_	-	_	_	_	_	_	-	_	_
JMP @ear	2	3	1	0	word (PC) ← (ear)	_	-	_	_	_	_	_	-	_	_
JMP @eam	2+	4+(a)	0	(c)	word $(PC) \leftarrow (eam)$	_	_	_	_	_	_	_	-	_	_
JMPP @ear *3	2	5 - T(a)	2	0	word $(PC) \leftarrow (ear), (PCB) \leftarrow (ear +2)$	_	_	_	_	_	_	_	-	_	_
JMPP @eam *3	2+	6+(a)	0	(d)	word (PC) \leftarrow (eam), (PCB) \leftarrow (eam +2)	_	_	_	_	_	_	_	_	_	_
JMPP addr24	4	4	0	0	word (PC) \leftarrow ad24 0 to 15,	_	_	_	_	_	_	_	-	_	_
0.411 @ *4	2	•	4	(-)	(PCB) ← ad24 16 to 23										
CALL @ear *4	2 2+	6	1	(c)	word (PC) \leftarrow (ear)	_	_	_	_	_	_	_	_	_	_
CALL @eam *4	3	7+(a)	0	2×(c)	word (PC) ← (eam) word (PC) ← addr16	_	_	_	_	_	_	_	_	_	_
CALL addr16 *5	1	6 ′	0	(c) 2×(c)	Vector call instruction	_	_	_	_	_	_	_	_	_	_
CALLV #vct4 *5	2	7	2	2×(c)	word (PC) ← (ear) 0 to 15	_	_	_		_	_	_	_	_	_
CALLP @ear *6		10	_	2×(0)	$(PC) \leftarrow (ear) \ 0 \ 10 \ 13$ $(PCB) \leftarrow (ear) \ 16 \ to \ 23$	_	_	_	_	_	_	_	_	_	_
CALID @core *6	2+		0	*2	word (PC) \leftarrow (eam) 0 to 15	_	_	_	_	_	_	_	_	_	_
CALLP @eam *6		11+(a)	U		(PCB) \leftarrow (eam) 16 to 23										
CALLP addr24 *7	4	10	0	2×(c)	word (PC) ← addr0 to 15,	-	-	-	_	-	_	-	-	-	_
		10			(PCB) ← addr16 to 23										

^{*1: 4} when branching, 3 when not branching.

^{*2: (}b) + $3 \times$ (c)

^{*3:} Read (word) branch address.

^{*4:} W: Save (word) to stack; R: read (word) branch address.

^{*5:} Save (word) to stack.

^{*6:} W: Save (long word) to W stack; R: read (long word) R branch address.

^{*7:} Save (long word) to stack.

Table 19 Branch 2 Instructions [19 Instructions]

Mnemonic	#	~	RG	В	Operation	LH	АН	I	S	Т	N	Z	٧	С	RMW
CBNE A, #imm8, rel CWBNE A, #imm16, rel	3 4	*1 *1	0	0	Branch when byte (A) ≠ imm8 Branch when word (A) ≠ imm16	_	_	_	_	_	*	*	*	*	_
CBNE ear, #imm8, rel CBNE eam, #imm8, rel*9 CWBNE ear, #imm16, rel CWBNE eam, #imm16, rel*9	4 4+ 5 5+	*2 *3 *4 *3	1 0 1 0	(c) (b) (c)	Branch when byte (ear) ≠ imm8 Branch when byte (eam) ≠ imm8 Branch when word (ear) ≠ imm16 Branch when word (eam) ≠ imm16	- - - -	- - -	_ _ _ _	_ _ _	_ _ _ _	* * *	* * *	* * *	* * *	- - -
DBNZ ear, rel	3	*5	2	0	Branch when byte (ear) = $(ear) - 1$, and $(ear) \neq 0$	_	-	-	-	_	*	*	*	_	_
DBNZ eam, rel	3+	*6	2	2×(b)	Branch when byte (eam) = $(eam) - 1$, and $(eam) \neq 0$	_	_	_	-	-	*	*	*	_	*
DWBNZ ear, rel	3	*5	2	0	Branch when word (ear) = $(ear) - 1$, and $(ear) \neq 0$	_	-	_	-	_	*	*	*	_	_
DWBNZ eam, rel	3+	*6	2	2×(c)	Branch when word (eam) = $(eam) - 1$, and $(eam) \neq 0$	_	_	_	-	-	*	*	*	_	*
INT #vct8 INT addr16 INTP addr24 INT9 RETI	2 3 4 1 1	20 16 17 20 15	0 0 0 0	8×(c) 6×(c) 6×(c) 8×(c) 6×(c)	Software interrupt Software interrupt Software interrupt Software interrupt Return from interrupt	- - - -	- - - -	R R R R *	SSSS*	_ _ _ *	_ _ _ *	*	_ _ _ *	- - - *	- - - -
LINK #local8	2	6	0	(c)	At constant entry, save old frame pointer to stack, set new frame pointer, and allocate local pointer area At constant entry, retrieve old frame	_	_	_	_	_	_	1	1	_	_
ONLINE	ľ	5		(0)	pointer from stack.										
RET *7 RETP *8	1	4 6	0	(c) (d)	Return from subroutine Return from subroutine	_	_ _	_ _		_	_	1 1	1 1	_	_ _

- *1: 5 when branching, 4 when not branching
- *2: 13 when branching, 12 when not branching
- *3: 7 + (a) when branching, 6 + (a) when not branching
- *4: 8 when branching, 7 when not branching
- *5: 7 when branching, 6 when not branching
- *6: 8 + (a) when branching, 7 + (a) when not branching
- *7: Retrieve (word) from stack
- *8: Retrieve (long word) from stack
- *9: In the CBNE/CWBNE instruction, do not use the RWj+ addressing mode.

Table 20 Other Control Instructions (Byte/Word/Long Word) [36 Instructions]

Mnemonic	#	~	RG	В	Operation	LH	АН	I	S	T	N	Z	٧	С	RMW
PUSHW A PUSHW AH PUSHW PS PUSHW rist	1 1 1 2	4 4 4 *3	0 0 0 *5	(C) (C) (C) *4	$\begin{array}{l} word \ (SP) \leftarrow (SP) - 2, \ ((SP)) \leftarrow (A) \\ word \ (SP) \leftarrow (SP) - 2, \ ((SP)) \leftarrow (AH) \\ word \ (SP) \leftarrow (SP) - 2, \ ((SP)) \leftarrow (PS) \\ (SP) \leftarrow (SP) - 2n, \ ((SP)) \leftarrow (rlst) \end{array}$	1 1 1 1			_ _ _	_ _ _	_ _ _	1 1 1 1		_ _ _	- - -
POPW A POPW AH POPW PS POPW rlst	1 1 1 2	3 3 4 *2	0 0 0 *5	(C) (C) (C) *4	$\begin{array}{l} \text{word (A)} \leftarrow ((\text{SP})), (\text{SP}) \leftarrow (\text{SP}) + 2 \\ \text{word (AH)} \leftarrow ((\text{SP})), (\text{SP}) \leftarrow (\text{SP}) + 2 \\ \text{word (PS)} \leftarrow ((\text{SP})), (\text{SP}) \leftarrow (\text{SP}) + 2 \\ (\text{rlst)} \leftarrow ((\text{SP})), (\text{SP}) \leftarrow (\text{SP}) + 2 \\ \end{array}$		* - -	- * -	- * -	- * -	- * -	- * -	- * -	- * -	- - -
JCTX @A	1	14	0	6× (c)	Context switch instruction	_	_	*	*	*	*	*	*	*	-
AND CCR, #imm8 OR CCR, #imm8	2 2	3 3	0	0 0	byte (CCR) \leftarrow (CCR) and imm8 byte (CCR) \leftarrow (CCR) or imm8	- 1	_ _	*	*	*	*	*	*	*	_
MOV RP, #imm8 MOV ILM, #imm8	2 2	2 2	0	0 0	byte (RP) ←imm8 byte (ILM) ←imm8		_ _	_	_	_	_	_		_	_
MOVEA RWi, ear MOVEA RWi, eam MOVEA A, ear MOVEA A, eam	2 2+ 2 2+	3 2+ (a) 1 1+ (a)	1 1 0 0	0 0 0 0	word (RWi) ←ear word (RWi) ←eam word(A) ←ear word (A) ←eam		- * *	_ _ _ _	_ _ _ _	- - -	_ _ _ _			- - -	- - -
ADDSP #imm8 ADDSP #imm16	2	3 3	0	0 0	word (SP) \leftarrow (SP) +ext (imm8) word (SP) \leftarrow (SP) +imm16	-	_ _	_	_	_	_	_	-	_	_
MOV A, brgl MOV brg2, A	2 2	*1 1	0	0 0	byte (A) \leftarrow (brgl) byte (brg2) \leftarrow (A)	Z -	*	_	_	_	*	*	-	_	_
NOP ADB DTB PCB SPB NCC CMR	1 1 1 1 1 1	1 1 1 1 1 1	0 0 0 0 0	0 0 0 0 0	No operation Prefix code for accessing AD space Prefix code for accessing DT space Prefix code for accessing PC space Prefix code for accessing SP space Prefix code for no flag change Prefix code for common register bank		_ _ _ _ _		_ _ _ _ _	_ _ _ _ _	- - - - -				

^{*1:} PCB, ADB, SSB, USB, and SPB : 1 state DTB, DPR : 2 states

^{*2:} $7 + 3 \neq (pop count) + 2 \neq (last register number to be popped), 7 when rlst = 0 (no transfer register)$

^{*3:} 29 + (push count) - 3 + (last register number to be pushed), 8 when rlst = 0 (no transfer register)

^{*4:} Pop count ¥ (c), or push count ¥ (c)

^{*1:} Pop count or push count.

Table 21 Bit Manipulation Instructions [21 Instructions]

М	nemonic	#	~	RG	В	Operation	LH	АН	I	S	T	N	Z	٧	С	RMW
MOVB	A, dir:bp A, addr16:bp A, io:bp	3 4 3	5 5 4	0 0 0	(b) (b)	byte (A) \leftarrow (dir:bp) b byte (A) \leftarrow (addr16:bp) b byte (A) \leftarrow (io:bp) b	Z Z Z	* *	- - -	_ _ _		* *	* *	1 1 1	_ _ _	_ _ _
MOVB MOVB MOVB	dir:bp, A addr16:bp, A io:bp, A	3 4 3	7 7 6	0 0 0	2× (b) 2× (b) 2× (b)	bit (dir:bp) $b \leftarrow (A)$ bit (addr16:bp) $b \leftarrow (A)$ bit (io:bp) $b \leftarrow (A)$			- - -	_ _ _		* *	* *		- - -	* * *
SETB SETB SETB	dir:bp addr16:bp io:bp	3 4 3	7 7 7	0 0 0	2× (b) 2× (b) 2× (b)	bit (dir:bp) b \leftarrow 1 bit (addr16:bp) b \leftarrow 1 bit (io:bp) b \leftarrow 1			- - -	- - -			1 1 1		- - -	* * *
CLRB CLRB CLRB	dir:bp addr16:bp io:bp	3 4 3	7 7 7	0 0 0	2× (b) 2× (b) 2× (b)	bit (dir:bp) $b \leftarrow 0$ bit (addr16:bp) $b \leftarrow 0$ bit (io:bp) $b \leftarrow 0$		- -	- - -	_ _ _			1 1 1	1 1	_ _ _	* * *
BBC BBC BBC	dir:bp, rel addr16:bp, rel io:bp, rel	4 5 4	*1 *1 *2	0 0 0	(b) (b)	Branch when (dir:bp) b = 0 Branch when (addr16:bp) b = 0 Branch when (io:bp) b = 0			- - -	_ _ _			* *		- - -	_ _ _
BBS BBS BBS	dir:bp, rel addr16:bp, rel io:bp, rel	4 5 4	*1 *1 *2	0 0 0	(b) (b)	Branch when (dir:bp) b = 1 Branch when (addr16:bp) b = 1 Branch when (io:bp) b = 1		- -	- - -	_ _ _			* *	1 1	_ _ _	_ _ _
SBBS	addr16:bp, rel	5	*3	0	2× (b)	Branch when (addr16:bp) $b = 1$, bit = 1	_	-	_	_	_	_	*	-	-	*
WBTS	io:bp	3	*4	0	*5	Wait until (io:bp) b = 1	_	_	_	_	_	-	_	-	-	_
WBTC	io:bp	3	*4	0	*5	Wait until (io:bp) b = 0	_	_	-	_	-	-	_	_	-	_

^{*1: 8} when branching, 7 when not branching

^{*2: 7} when branching, 6 when not branching

^{*3: 10} when condition is satisfied, 9 when not satisfied

^{*4:} Undefined count

^{*5:} Until condition is satisfied

Table 22 Accumulator Manipulation Instructions (Byte/Word) [6 Instructions]

Mnemonic	#	~	RG	В	Operation	LH	АН	I	S	T	N	Z	٧	С	RMW
SWAP	1	3	0	0	byte (A) 0 to $7 \leftrightarrow$ (A) 8 to 15	_	_	_	_	_	_	_	_	_	_
SWAPW/XCHW AL, AH	1	2	0	0	word $(AH) \leftrightarrow (AL)$	-	*	_	_	_	_	_	_	_	_
EXT	1	1	0	0	byte sign extension	X	_	_	_	_	*	*	_	_	_
EXTW	1	2	0	0	word sign extension	-	X	_	_	_	*	*	_	_	_
ZEXT	1	1	0	0	byte zero extension	Z	_	_	_	_	R	*	_	_	_
ZEXTW	1	1	0	0	word zero extension	_	Z	_	_	_	R	*	_	_	_

Table 23 String Instructions [10 Instructions]

Mnemonic	#	~	RG	В	Operation	LH	АН	I	S	T	N	Z	٧	C	RMW
MOVS/MOVSI MOVSD	2	*2 *2	*5 *5	*3 *3	Byte transfer @AH+ \leftarrow @AL+, counter = RW0 Byte transfer @AH- \leftarrow @AL-, counter = RW0		_	_	_	_	1 1	1 1	_		_ _
SCEQ/SCEQI SCEQD	2	*1 *1	*5 *5	*4 *4	Byte retrieval (@AH+) – AL, counter = RW0 Byte retrieval (@AH–) – AL, counter = RW0				_ _	_	*	*	*	*	_ _
FISL/FILSI	2	6m+6	*5	*3	Byte filling $@AH+ \leftarrow AL$, counter = RW0	-	_	_	_	_	*	*	_	_	-
MOVSW/MOVSWI MOVSWD	2	*2 *2	*8 *8	*6 *6	Word transfer @AH+ \leftarrow @AL+, counter = RW0 Word transfer @AH- \leftarrow @AL-, counter = RW0		_	1 1	_	_	1 1	-	_		_ _
SCWEQ/SCWEQI SCWEQD	2	*1 *1	*8 *8	*7 *7	Word retrieval (@AH+) – AL, counter = RW0 Word retrieval (@AH-) – AL, counter = RW0	_ _	<u> </u>	-	_	_	*	*	*	*	_
FILSW/FILSWI	2	6m+6	*8	*6	Word filling @AH+ ← AL, counter = RW0	-	-	-	-	_	*	*	_	-	_

m: RW0 value (counter value)

n: Loop count

^{*1: 5} when RW0 is 0, 4 + 7 \times (RW0) for count out, and 7 \times n + 5 when match occurs

^{*2: 5} when RW0 is 0, $4 + 8 \times (RW0)$ in any other case

^{*3: (}b) \times (RW0) + (b) \times (RW0) when accessing different areas for the source and destination, calculate (b) separately for each.

^{*4: (}b) \times n

^{*5: 2 × (}RW0)

^{*6:} $(c) \times (RW0) + (c) \times (RW0)$ when accessing different areas for the source and destination, calculate (c) separately for each.


^{*7: (}c) \times n


^{*8: 2 × (}RW0)

■ ORDERING INFORMATION

Part number	Package	Remarks
MB90611APFV	100-pin Plastic LQFP (FPT-100P-M05)	
MB90611APF	100-pin Plastic QFP (FPT-100P-M06)	

■ PACKAGE DIMENSIONS





FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED

Corporate Global Business Support Division

Electronic Devices

KAWASAKI PLANT, 4-1-1, Kamikodanaka

Nakahara-ku, Kawasaki-shi Kanagawa 211-8588, Japan

Tel: 81(44) 754-3763 Fax: 81(44) 754-3329

http://www.fujitsu.co.jp/

North and South America

FUJITSU MICROELECTRONICS, INC.

Semiconductor Division 3545 North First Street

San Jose, CA 95134-1804, USA

Tel: (408) 922-9000 Fax: (408) 922-9179

Customer Response Center Mon. - Fri.: 7 am - 5 pm (PST)

Tel: (800) 866-8608 Fax: (408) 922-9179

http://www.fujitsumicro.com/

Europe

FUJITSU MIKROELEKTRONIK GmbH Am Siebenstein 6-10 D-63303 Dreieich-Buchschlag Germany

Tel: (06103) 690-0 Fax: (06103) 690-122

http://www.fujitsu-ede.com/

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE LTD #05-08, 151 Lorong Chuan New Tech Park

Singapore 556741 Tel: (65) 281-0770

Fax: (65) 281-0220

http://www.fmap.com.sg/

F9907

© FUJITSU LIMITED Printed in Japan

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).
CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.