PRELIMINARY

104-common x 132-segment BIT MAP LCD DRIVER

GENERAL DESCRIPTION

The NJU6678 is a bit map LCD driver to display graphics or characters. It contains 21,120 bits display data RAM, microprocessor interface circuits, instruction decoder, 132-segment and 104-common drivers.

The bit image display data is transferred to the display data RAM by serial or 8-bit parallel interface.

The NJU6678 displays 104 x 132 dots graphics or 8-character 6-line by 16 x 16 dots character.

It oscillates by built-in OSC circuit without any external components. Furthermore, the NJU6678 features Partial Display Function which creates up to 2 blocks of active display area and optimizes duty cycle ratio. This function sets optimum boosted voltage by the combination with both of programmable 5-time voltage booster circuit and 201step electrical variable resistor. As result, it reduces the operating current.

The operating voltage from 2.5V to 3.3V and low operating current are useful for small size battery operating items.

FEATURES

- Direct Correspondence between Display Data RAM and LCD Pixel
- Display Data RAM 21,120 bits (1.5 times over than display size)
- 236 LCD Drivers 104-common and 132-segment
- Direct Microprocessor Interface for both of 68 and 80 type MPU
- Serial Interface
- Partial Display Function

(2 blocks of active display area and automatic duty cycle ratio selection)

- Easy Vertical Scroll by the variable start line address and over size display data RAM
- Programmable Bias selection ; 1/4,1/5,1/6,1/7,1/8,1/9,1/10,1/11 bias
- Common Driver Order Assignment by mask option

Version	C0 to C103(Pin name)
NJU6678A	Com0 to Com103
NJU6678B	Com103 to Com0

Useful Instruction Set

Display Data Read/Write, Display ON/OFF Cont, Inverse Display, Page Address Set, Display Start Line Set, Partial Display, Bias Select, Column Address Set, Status Read, All On/Off, Voltage Booster Circuits Multiple Select(Maximum 5-time), n-Line Inverse, Read Modify Write, Power Saving, ADC Select, etc.

- Power Supply Circuits for LCD; Programmable Voltage Booster Circuits(5-time Maximum), Regulator, Voltage Follower x 4
- Precision Electrical Variable Resistance
- Low Power Consumption
- Operating Voltage --- 2.5V to 3.3V
- LCD Driving Voltage --- 6.0V to 17V
- Package Outline --- COF / TCP / Bumped Chip
- C-MOS Technology

PACKAGE OUTLINE




NJU6678CL

New Japan Radio Co., Ltd.

Mar.2000 Ver.2.1

■ PAD LOCATION



Y= um

-2130

-2070

-2010

-1950

-1890

-1830

-1770 -1710

-1650

-1590

-1530

-1470

-1410 -1350

-1290

-1230

-1170

-1110 -1050

-990

-930

-870

-810

-750 -690

-630

-570

-510

-450

-390

-330

-270

-210

-150

-90

-30

TERMINAL DESCRIPTION

Chip Size 5.36 x 5.31mm (Chip Center X=0um,Y=0um)

X= um


TERMINAL	DESCRIPT	ION		Cł	nip Size 5.3	6 x 5.31mm
PAD No.	Terminal	X= um	Y= um	1	PAD No.	Terminal
1	DUMMY0	-2250	-2497	1	51	C 4
2	DUMMY1	-2190	-2497]	52	C 5
3	DUMMY2	-2130	-2497]	53	C 6
4	DUMMY3	-2070	-2497	1	54	C 7
5	DUMMY4	-2010	-2497	1	55	C 8
6	DUMMY5	-1950	-2497]	56	C 9
7	DUMMY6	-1890	-2497]	57	C 10
8	DUMMY7	-1830	-2497]	58	C 11
9	Vdd	-1747	-2497]	59	C 12
10	P/S	-1666	-2497]	60	C 13
11	CEL68	-1596	-2497]	61	C 14
12	RES	-1487	-2497]	62	C 15
13	Vss	-1417	-2497		63	C 16
14	T2	-1347	-2497]	64	C 17
15	T1	-1238	-2497		65	C 18
16	OSC 1	-1168	-2497]	66	C 19
17	OSC2	-1049	-2497]	67	C 20
18	CS	-979	-2497]	68	C 21
19	A 0	-861	-2497]	69	C 22
20	ŴŔ	-791	-2497]	70	C 23
21	RD	-667	-2497]	71	C 24
22	D 0	-510	-2497		72	C 25
23	D 1	-289	-2497	1	73	C 26
24	D 2	-69	-2497	1	74	C 27
25	D 3	152	-2497	1	75	C 28
26	D 4	372	-2497	1	76	C 29
27	D 5	592	-2497	1	77	C 30
28	D6(SCL)	813	-2497	1	78	C 31
29	D 7(SI)	1033	-2497	1	79	C 32
30	Vss	1191	-2497	4	80	C 33
31	Vout	1261	-2497	4	81	C 34
32	C 4 +	1331	-2497	4	82	C 35
33	C 4 -	1401	-2497	4	83	C 36
34	C 3+	1471	-2497	4	84	C 37
35	C 3 -	1541	-2497	4	85	C 38
36	C2+	1611	-2497	4	86	C 39
37	C2-	1681	-2497	4	87	C 40
38	C1+	1751	-2497	4	88	C 41
39	C1 ⁻	1821	-2497	4	89	C 42
40	V R	1891	-2497	┥	90	C 43
41	V 5	1961	-2497	4	91	C 44
42	V 4	2031	-2497	4	92	C 45
43	V3	2101	-2497	4	93	C 46
44	V2	2171	-2497	┫	94	C 47
45	V1	2241	-2497	4	95	C 48
46	VDD	2311	-2497	4	96	C 49
47		2523	-2370	4	97	C 50
48	C 1	2523	-2310	┨	98	C 51
49	C 2	2523	-2250	┫	99	S 0
50	С з	2523	-2190	1	100	S1

PAD No.	Terminal	X = um	Y = um	PAD No.	Terminal	X = um	Y=um
101	S 2	2523	870	151	S 52	810	2497
102	S 3	2523	930	152	S 53	750	2497
103	S 4	2523	990	153	S 54	690	2497
104	S 5	2523	1050	154	S 55	630	2497
105	S 6	2523	1110	155	S 56	570	2497
106	S 7	2523	1170	156	S 57	510	2497
107	S 8	2523	1230	157	S 58	450	2497
108	S 9	2523	1290	158	S 59	390	2497
109	S 10	2523	1350	159	S 60	330	2497
110	S 11	2523	1410	160	S 61	270	2497
111	S 12	2523	1470	161	S 62	210	2497
112	S 13	2523	1530	162	S 63	150	2497
113	S 14	2523	1590	163	S 64	90	2497
114	S 15	2523	1650	164	S 65	30	2497
115	S 16	2523	1710	165	S 66	-30	2497
116	S 17	2523	1770	166	S 67	-90	2497
117	S 18	2523	1830	167	S 68	-150	2497
118	S 19	2523	1890	168	S 69	-210	2497
119	S 20	2523	1950	169	S 70	-270	2497
120	S 21	2523	2010	170	S 71	-330	2497
121	S 22	2523	2070	171	S 72	-390	2497
122	S 23	2523	2130	172	S 73	-450	2497
123	S 24	2523	2190	173	S 74	-510	2497
124	S 25	2523	2250	174	S 75	-570	2497
125	S 26	2523	2310	175	S 76	-630	2497
126	S 27	2523	2370	176	S 77	-690	2497
127	S 28	2250	2497	177	S 78	-750	2497
128	S 29	2190	2497	178	S 79	-810	2497
129	S 30	2130	2497	179	S 80	-870	2497
130	S 31	2070	2497	180	S 81	-930	2497
131	S 32	2010	2497	181	S 82	-990	2497
132	S 33	1950	2497	182	S 83	-1050	2497
133	S 34	1890	2497	183	S 84	-1110	2497
134	S 35	1830	2497	184	S 85	-1170	2497
135	S 36	1770	2497	185	S 86	-1230	2497
136	S 37	1710	2497	186	S 87	-1290	2497
137	S 38	1650	2497	187	S 88	-1350	2497
138	S 39	1590	2497	188	S 89	-1410	2497
139	S 40	1530	2497	189	S 90	-1470	2497
140	S 41	1470	2497	190	S 91	-1530	2497
141	S 42	1410	2497	191	S 92	-1590	2497
142	S 43	1350	2497	192	S 93	-1650	2497
143	S 44	1290	2497	193	S 94	-1710	2497
144	S 45	1230	2497	194	S 95	-1770	2497
145	S 46	1170	2497	195	S 96	-1830	2497
145	S 46	1110	2497	195	S 96	-1890	2497
140	S 48	1050	2497	198	S 97	-1950	2497
147	S 48	990	2497	197	S 98	-2010	2497
149	S 50	930	2497	199	S 100	-2070	2497

PAD No.	Terminal	X = um	Y=um
201	S 102	-2190	2497
202	S 102	-2250	2497
202	S 103	-2524	2370
203	S 104	-2524	2310
204	S 105	-2524	2250
205	S 100	-2524	2190
200			
207	S 108 S 109	-2524 -2524	2130 2070
209	S 110	-2524	2010
210	S 111	-2524	1950
211	S 112	-2524	1890
212	S 113	-2524	1830
213	S 114	-2524	1770
214	S 115	-2524	1710
215	S 116	-2524	1650
216	S 117	-2524	1590
217	S 118	-2524	1530
218	S 119	-2524	1470
219	S120	-2524	1410
220	S121	-2524	1350
221	S122	-2524	1290
222	S123	-2524	1230
223	S124	-2524	1170
224	S125	-2524	1110
225	S126	-2524	1050
226	S127	-2524	990
227	S 1 2 8	-2524	930
228	S129	-2524	870
229	S130	-2524	810
230	S131	-2524	750
231	C 103	-2524	690
232	C 102	-2524	630
233	C 101	-2524	570
234	C 100	-2524	510
235	C 99	-2524	450
236	C 98	-2524	390
237	C 97	-2524	330
238	C 96	-2524	270
239	C 95	-2524	210
240	C 94	-2524	150
241	C 93	-2524	90
242	C 92	-2524	30
	C 91	-2524	-30
243	001		0.0
243 244	C 90	-2524	-90
		-2524 -2524	-90
244	C 90		
244 245	C 90 C 89	-2524	-150
244 245 246	C 90 C 89 C 88	-2524 -2524	-150 -210
244 245 246 247	C 90 C 89 C 88 C 87	-2524 -2524 -2524	-150 -210 -270

PAD No.	Terminal	X = um	Y = um
251	C 83	-2524	-510
252	C 82	-2524	-570
253	C 81	-2524	-630
254	C 80	-2524	-690
255	C 79	-2524	-750
256	C 78	-2524	-810
257	C 77	-2524	-870
258	C 76	-2524	-930
259	C 75	-2524	-990
260	C 74	-2524	-1050
261	C 73	-2524	-1110
262	C 72	-2524	-1170
263	C 71	-2524	-1230
264	C 70	-2524	-1290
265	C 69	-2524	-1350
266	C 68	-2524	-1410
267	C 67	-2524	-1470
268	C 66	-2524	-1530
269	C 65	-2524	-1590
270	C 64	-2524	-1650
271	C 63	-2524	-1710
272	C 62	-2524	-1770
273	C 61	-2524	-1830
274	C 60	-2524	-1890
275	C 59	-2524	-1950
276	C 58	-2524	-2010
277	C 57	-2524	-2070
278	C 56	-2524	-2130
279	C 55	-2524	-2190
280	C 54	-2524	-2250
281	C 53	-2524	-2310
282	C 52	-2524	-2370

BLOCK DIAGRAM



No.	Symbol	I/O				Func	tion							
1 to 8	DUMMY0 to DUMMY7			nmy Terminal se terminals	ls. are insulated.									
9,46	Vdd	Power	Vdd)=+3V										
13,30	Vss	GND	Vss	=0V										
45 44 43 42 41	V1 V2 V3 V4 V5	Power	not rela [.] Whe	CD Driving Voltage Supplying Terminal. When the internal voltage booster is not used, supply each level of LCD driving voltage from outside with following elation. VDD≥V1≥V2≥V3≥V4≥V5 When the internal power supply is on, the internal circuits generate and supply ollowing LCD bias voltage from V1 to V4 terminals.										
				Bias	V 1	V 2	V	3	V 4					
				1/4Bias	V5+3/4VLCD	V5+2/4V	LCD V5+2/4	4Vlcd	V5+1/4VLC	D				
				1/5Bias	V5+4/5VLCD	V5+3/5V	LCD V5+2/5	5VLCD	V5+1/5VLC	D				
				1/6Bias	V5+5/6VLCD	V5+4/6V	LCD V5+2/6	SVLCD	V5+1/6VLC	D				
				1/7Bias	V5+6/7VLCD	V5+5/7V	LCD V5+2/7	7VLCD	V5+1/7VLC	D				
				1/8Bias	V5+7/8VLCD	V5+6/8V	LCD V5+2/8	BVLCD	V5+1/8VLC	D				
				1/9Bias	V5+8/9VLCD	V5+7/9V	LCD V5+2/9	9Vlcd	V5+1/9VLC	D				
				1/10Bias	V5+9/10VLCD	V5+8/10V	'LCD V5+2/1	OVLCD	V5+1/10VL0	D				
				1/11Bias	V5+10/11VLCD	V5+9/11V	LCD V5+2/1	1Vlcd	V5+1/11VL0	D				
38,39	C1+,C1-	0	Step	CD=VDD-V5) o up capacito	or connecting te	erminals.								
36,37 34,35	C1+,C1 ⁻ C2+,C2 ⁻ C3+,C3 ⁻ C4+,C4 ⁻	0	Step	o up capacito	or connecting te circuit (Maximu	erminals. um 5-time))							
36,37 34,35 32,33	C2 ⁺ ,C2 ⁻ C3 ⁺ ,C3 ⁻	0	Ster Volt	o up capacito age booster	circuit (Maximu	um 5-time)	,	capac	itor betwee	n this				
36,37 34,35 32,33 31	C2+,C2- C3+,C3- C4+,C4-		Ster Volt Ster term	o up capacito age booster o up voltage ninal and Vss age adjust te	circuit (Maximu	um 5-time) . Connect I is adjust	the step up							
36,37 34,35 32,33 31 40 15	C2+,C2- C3+,C3- C4+,C4- VOUT VR T1	0	Step Volt Step term Volt	o up capacito age booster o up voltage ninal and Vss age adjust te necting betw	circuit (Maximu output terminal 3. erminal. V5 leve	um 5-time) . Connect I is adjust /s terminal	the step up ed by extern							
36,37 34,35 32,33 31 40 15	C2+,C2- C3+,C3- C4+,C4- VOUT VR	0	Step Volt Step term Volt	o up capacito age booster o up voltage ninal and Vss age adjust te necting betw	circuit (Maximu output terminal 3. erminal. V5 leve een VDD and V e control termir	um 5-time) . Connect l is adjust /s terminal nals. (*:D	the step up ed by extern	al blee						
36,37 34,35 32,33 31 40 15	C2+,C2- C3+,C3- C4+,C4- VOUT VR T1	0	Step Volt Step term Volt	o up capacito age booster o up voltage ninal and Vss age adjust te necting betw 0 bias voltage	circuit (Maximu output terminal s. erminal. V5 leve een VDD and V e control termir	um 5-time) . Connect l is adjust /s terminal nals. (*:Do	the step up ed by extern l. on't Care)	nal blee	eder resista					
36,37 34,35 32,33 31 40 15	C2+,C2- C3+,C3- C4+,C4- VOUT VR T1	0	Step Volt Step term Volt	D up capacito age booster o up voltage ninal and Vss age adjust te necting betw D bias voltage T 1 L H	circuit (Maximu output terminal s. erminal. V5 leve een VDD and V e control termin T2 Volt boost * Avai L Not A	um 5-time . Connect l is adjust /s terminal nals. (*:Do rage er Cir. lable	the step up ed by extern l. on't Care) Voltage Adj. Available Available	v Av Av	eder resista /F Cir. ailable ailable					
38,39 36,37 34,35 32,33 31 40 15 14	C2+,C2- C3+,C3- C4+,C4- VOUT VR T1 T2	0	Step Volt Step term Volt coni	D up capacito age booster D up voltage ninal and Vss age adjust te necting betwo D bias voltage T 1 L H H	circuit (Maximu output terminal S. erminal. V5 leve een VDD and V e control termin T2 Volt boost * Avai L Not A H Not A	um 5-time) . Connect I is adjust /s terminal hals. (*:Do rage er Cir. lable Avail.	the step up ed by extern I. on't Care) Voltage Adj. Available Not Avail.	Avv Avv	eder resista /F Cir. ailable ailable	nce				
36,37 34,35 32,33 31 40 15 14	C2+,C2- C3+,C3- C4+,C4- VOUT VR T1	0	Step Volt Step term Volt coni LCE	D up capacito age booster o up voltage ninal and Vss age adjust te necting betw D bias voltage T 1 L H H H H H H H H H H H D D tas fro allel	circuit (Maximu output terminal s. erminal. V5 leve een VDD and V e control termin T2 Volt boost * Avai L Not A	. Connect I is adjust /s terminal nals. (*:Do rage er Cir. lable Avail. I Data I/O terminal.	ed by extern l. on't Care) Voltage Adj. Available Available Not Avail. terminal in a D 6=Serial c	Av Av Av 8-bit pa data clo	eder resista (F Cir. ailable ailable ailable arallel opera ock signal ir	nce ation.				
36,37 34,35 32,33 31 40 15	C2+,C2- C3+,C3- C4+,C4- VOUT VR T1 T2 D0 to D7 (SI)	0	Step Volt Step term LCE P/Si term para	D up capacito age booster o up voltage ninal and Vss age adjust te necting betw D bias voltage T 1 L H H H H H H H H Data fro allel data at	circuit (Maximu output terminal S. erminal. V5 leve een VDD and V e control termin T2 Volt boost * Avai L Not A H Not A te bi-directiona erial data input	. Connect I is adjust /s terminal nals. (*:Do rage er Cir. lable Avail. I Data I/O terminal. I at the ris e of SCL. MPU. The	et he step up ed by extern l. on't Care) Voltage Adj. Available Available Not Avail. terminal in a D 6=Serial c sing edge of	Av Av Av Av Av Av Av Av Av Av Av Av Av A	eder resista /F Cir. ailable ailable arallel opera ock signal ir nd latched	nce ation.				
36,37 34,35 32,33 31 40 15 14 22 to 29	C2+,C2- C3+,C3- C4+,C4- VOUT VR T1 T2 D0 t0 D7 (SI) (SCL)	0 /O	Step Volt Step term LCE P/Si term para	D up capacito age booster o up voltage ninal and Vss age adjust te necting betw D bias voltage T 1 L H H H H H H H H Data fro allel data at	circuit (Maximu output terminal 3. erminal. V5 leve een VDD and V e control termin T2 Volt boost Avai L Not A H Not A te bi-directiona erial data input om SI is loaded 8th rising edge	. Connect I is adjust /s terminal nals. (*:Do rage er Cir. lable Avail. I Data I/O terminal. I at the ris e of SCL. MPU. The	et he step up ed by extern l. on't Care) Voltage Adj. Available Available Not Avail. terminal in a D 6=Serial c sing edge of	Av Av Av Av Av Av Av Av Av Av Av Av Av A	eder resista /F Cir. ailable ailable arallel opera ock signal ir nd latched	nce ation.				
36,37 34,35 32,33 31 40 15 14 22 to 29	C2+,C2- C3+,C3- C4+,C4- VOUT VR T1 T2 D0 t0 D7 (SI) (SCL)	0 /O	Step Volt Step term LCE P/Si term para	D up capacito age booster o up voltage ninal and Vss age adjust te necting betw D bias voltage T 1 L H H H ="H" : Tri-sta ="L" : D7=Se ninal. Data fro allel data at mect to the A nguished be	circuit (Maximu output terminal 5. erminal. V5 leve een VDD and V e control termin T2 Volt boost * Avai L Not A H Not A te bi-directiona erial data input om SI is loaded 8th rising edge Address bus of tween Display	. Connect I is adjust /s terminal nals. (*:Do terminal. Vail. I Data I/O terminal. I at the ris of SCL. MPU. The data and I	ed by extern l. on't Care) Voltage Adj. Available Available Not Avail. terminal in a D 6=Serial c sing edge of	Av Av Av Av Av Av Av Av Av Av Av Av Av A	eder resista /F Cir. ailable ailable arallel opera ock signal ir nd latched	nce ation.				
36,37 34,35 32,33 31 40 15 14 22 to 29	C2+,C2- C3+,C3- C4+,C4- VOUT VR T1 T2 D0 t0 D7 (SI) (SCL)	0 /O	Step Volt Step term Volt Con LCE	b up capacito age booster b up voltage ninal and Vss age adjust tenecting betw b bias voltage T = 1 H H H ="H" : Tri-sta ="L" : D7=Se ninal. Data fro allel data at mect to the A nguished be A0 Distin. Di	circuit (Maximu output terminal s. erminal. V5 leve een VDD and V e control termin T2 Volt boost * Avai L Not A H Not A te bi-directiona erial data input om SI is loaded 8th rising edge ddress bus of tween Display	um 5-time) . Connect I is adjust /s terminal nals. (*:Do terminal. I Data I/O terminal. I Data I/O terminal. I Data I/O terminal. I Data and I L nstruction terminal of	ed by extern l. on't Care) Voltage Adj. Available Available Not Avail. terminal in a D 6=Serial c sing edge of e data on the instruction by	al blee v/ Av 8-bit pa lata clo SCL a SCL a e D o to y status	eder resista /F Cir. ailable ailable ailable arallel opera ock signal ir nd latched o D7 is s of A0.	nce ation. iput as the				

New Japan Radio Co.,Ltd. -

No	Symbol	I/O			Fun	ction							
21	RD(E)	Ι	RD signal of 80 t During this signal <in 68="" case="" of="" td="" typ<=""><td colspan="10"><in 80="" case="" mpu="" of="" type=""> RD signal of 80 type MPU input terminal. Active "L" During this signal is "L", Do to D7 terminals are output. <in 68="" case="" mpu="" of="" type=""> Enable signal of 68 type MPU input terminal. Active "H"</in></in></td></in>	<in 80="" case="" mpu="" of="" type=""> RD signal of 80 type MPU input terminal. Active "L" During this signal is "L", Do to D7 terminals are output. <in 68="" case="" mpu="" of="" type=""> Enable signal of 68 type MPU input terminal. Active "H"</in></in>									
20	WR(RW)	I	<pre><in 0="" 68="" 80="" <="" <in="" case="" co="" connect="" data="" of="" on="" pre="" read="" the="" to="" typ="" write=""></in></pre>	D type MPU W data bus input le MPU> ontrol signal o	syncroniz	zing the ri	se edge of	this signal.					
			R/W State	H Read	L Write	9							
11	CEL68	I	MPU interface type	e selection ter	minal.								
			CEL68	Н	L								
			State	68 Туре	80 Typ	pe							
10	P/S	I	serial or parallel in	terface select	on termin	al.							
			P/S Ch	ip Select Data/	Command	Data	Read/Write	serial Clock					
			"H"	cs	А	D0 to D7	RD,WR	-					
			"L"	_	A 0	SI(D7)	Write Only	SCL(D6)					
			the serial int				_						
			In case of the set "H" or "L", and D				'R must be	fixed					
16 17	OSC1 OSC2	I	System clock input For external clock										
47 _{to} 98	C _{0 to} C ₅₁	0	LCD driving signal Segmet output to Common output	erminals:S o t	S 131								
			Segment output te The following outp RAM.(non of the n	ut voltages ar		d by the c	ombination	of FR and data in th					
			RAM	FR	Output	Voltage							
99 to 230	S0 to S131	0	Data	N	ormal	Reve							
			н —	H L	VDD V5	V 2 V 3							
				Н	V 5 V 2	V 3 V D							
				L	V 3	V 5							
			Common output te										
282 to 231	C 52 to	0	The following outp common.	ut voltages ar	e selected	d by the c	ombination	of FR and status of					
	C103		Scan data	FR Output Volta									
			н	н		V 5							
				L		DD							
			1 1 1	Н	\	V 1							
				L		V 4							

Functional Description

(1) Description for each blocks

(1-1) Busy Flag (BF)

While the internal circuits are operating, the busy flag (BF) is "1" and any instruction excepting for the status read are inhibited .

The busy flag goes to "1" from D7 terminal when status read instruction is executed.

When enough cycle time over than tCYC indicated in "BUS TIMING CHARACTERISTICS" is ensured, no need to check the busy flag for reduction of the MPU loads.

(1-2)Display Start Line Register

The Display start Line Register is a pointer register which indicates the address in the Display Data RAM corresponding with COM₀(normally it display the top line in the LCD Panel). This register also operates for vertical display scroll, the display page change and so on. The Display Start Line Set instruction sets the display start address of the Display Data RAM represented in 8-bit to this register.

(1-3) Line Counter

The Line Counter generates the line address of display data RAM by the count up operation synchronizing the common cycle after the reset operation at the status change of internal FR signal.

(1-4) Column Address Counter

The column address counter is 8-bit pre-settable counter addressing the column address of display data RAM as shown in Fig. 1. It is incremented (+1) up to (84)H by the Display Data Read/Write instruction execution. It stops the count up operation at (84)H, and it does not count up non existing address area over than (84)H by the count lock function. This count lock is released by new column address set.

The column address counter is independent of the Page Register.

By the Address Inverse Instruction, the column address decoder inverse the column address of Display Data RAM corresponding to the Segment Driver.

(1-5) Page Register

The page register gives a page address of Display Data RAM as shown in Fig. 1. When the MPU accesses the data with the page change, the page address set instruction is required.

(1-6) Display Data RAM

Display Data RAM is the bit map RAM consisting of 21,120 bits to memorize the display data corresponding to each pixel of LCD panel. The each bit in the Display Data RAM corresponds to the each pixel of the LCD panel and controls the display by following bit data.

When Normal Display : On="1", Off="0" When Inverse Display : On="0", Off="1"

The Display Data RAM outputs 132-bit parallel data in the area addressed by the line counter, and these data are set into the Display Data Latch.

The access operation from MPU to the display data RAM and the data output from the display data RAM are so controlled to operate independently that the data rewriting does not influence with any malfunctions to the display. The relation between column address and segment output can inverse by the Address Inverse Instruction ADC as shown in Fig.1.


Table 1

(1-7) Common Driver Assignment

The scanning order can be assigned by mask option as shown on Table 1.

		Table I											
	COM Outputs Terminals												
PAD No.	47 98		231	282									
Pin name	C 0 C 5 1		C 103	C 5 2									
Ver.A	COM0		COM 103 - COM	VI 5 2									
Ver.B	COM 103 - COM 52		сомо — — — сом	VI 51									

New Japan Radio Co., Ltd.



New Japan Radio Co., Ltd.

(1-8) Reset Circuit

Reset circuit operates the following initializations when the condition of RES terminal goes to "L" level.

Initialization

- 1 Display Off
- 2 Normal Display (Non-inverse display)
- 3 ADC Select : Normal (ADC Instruction D0 ="0")
- 4 Read Modify Write Mode Off
- 5 Internal Power supply (Voltage Booster) circuits Off
- 6 Static Drive Off
- 7 Driver Output Off
- 8 Clear the serial interface register
- 9 Set the address(00)H to the Column Address Counter
- 10 Set the 1st Line in the Display Start Line Register.page (00)H to the Page Address Register
- 11 Set the page "0" to the Page Address Register
- 12 Set the EVR register to (FF)H
- 13 Set the All display(1/104 duty)
- 14 Set the Bias select(1/11 Bias)
- 15 Set the 5-Time Voltage Booster
- 16 Set the n line turn over register (0)H

The $\overline{\text{RES}}$ terminal should be connected to the Reset terminal of MPU for the initialization at the mean time with MPU as shown in "MPU Interface Example". The period of reset signal requires over than 10us $\overline{\text{RES}}$ ="L" level input as shown in "Electrical Characteristics". After 1us from the rise edge of $\overline{\text{RES}}$ signal, the operation goes to normal.

When the internal LCD power supply is not used, the external LCD power supply into the NJU6678 must be turned on during $\overline{RES} = "L"$. Although the condition of $\overline{RES} = "L"$ clear each registers and initialize as above, the oscillation circuit and the output terminal conditions (D0 to D7) are not influenced. The initialization must be performed using \overline{RES} terminal at the power on, to prevent hung up or any incorrect operations. The reset Instruction performs the initialization procedures from No.8 to No.16 as shown in above.

Note) The noise into the $\overline{\text{RES}}$ terminal should be eliminated to avoid the error on the application with the careful design.

(1-9) LCD Driving

(a) LCD Driving Circuits

LCD driving circuits are consisted of 236 multiplexers which operate as 132 Segment drivers and 104 Common drivers. 104 Common drivers with the shift register scan the common display signal. The combination of the Display data, COM scan signal and FR signal form into the LCD driving output voltage. The output wave form is shown in the Fig. 7.

(b) Display Data Latch Circuits

Display Data Latch stores 132-bit display data temporarily which is output to LCD driver circuits at a common cycle from Display Data RAM addressed by Line Counter. The instructions of Display On/Off, Display inverse ON/OFF and Static Drive On/Off control only the data in Display Data Latch, therefore, the data in the Display Data RAM is not changed.

(c) Line Counter and Latch signal of Latch Circuits

The clock to Line Counter and latch signal to the Latch Circuits are generated from the internal display clock (CL). The line address of Display Data RAM is renewed synchronizing with display clock(CL). 132 bits display data are latched in display latch circuits synchronizing with display clock, and then output to the LCD driving circuits. The display data transfer to the LCD driving circuits is executed independently with RAM access by the MPU.

(d) Display Timing Generator

Display Timing Generator generates the timing signal for the display system by combination of the master clock CL and Driving Signal FR (refer to Fig.2). The Frame Signal FR and LCD alternative signal generate LCD driving waveform of the two frame alternative driving method or n-Line inverse driving method.

New Japan Radio Co., Ltd.

(e)Common Timing Generation The common timing is generated by display clock.

	form of Display Timing(without the n-line inverse f 103 104 1 2 3 4 5 6 7 8	
a.		
R		
8		
C1		VDD V1 V4 V5
RAM DA		
Sn		VDD V2 V3 V5
	Fig	, and the second s
-Wave	form of Display Timing(with the n-line inverse funct	tion, n=7, the line inverse register in set to 6)
æ	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	101 102 103 104 1 2 3 4 5
R		
		VDD V1 V4 V5
FR		V1 V4
FR CO		VDD VDD VDD V1 V4 V5 VDD V1 V4 V5 V5
FR CO		V1 V4 V5 VDD
FR CO CI	TAXXXXXXXXXXX 	$\begin{array}{c} & \bigvee 1 \\ & \bigvee 4 \\ & \bigvee 5 \\ & & \bigvee 5 \\ & & & \bigvee 1 \\ & & & & \bigvee 1 \\ & & & & & & \bigvee 1 \\ & & & & & & & & \bigvee 1 \\ & & & & & & & & & & & \\ & & & & & &$

(f) Oscillation Circuit

The Oscillation Circuit is a low power CR oscillator incorporating with Resistor and Capacitor. It generates clocks for display timing signal source and voltage booster circuits. The oscillation circuit output frequency is divided as shown in below for display clock CL.

-The relation between duty and divide

Duty	1/8	1/16	1/24	1/32	1/40	1/48,56	1/64,72	1/80,88	1/96,104
Divide	1/50	1/25	1/16	1/12	1/10	1/8	1/6	1/5	1/4

(g) Power Supply Circuit

Internal Power Supply Circuit generate the High voltage and Bias voltage for the LCD. The power Supply Circuit consists of Voltage Booster (5-Time maximum) Circuits, Regulator Circuits, and Voltage Followers. The internal Power Supply is designed for small size LCD panel, therefore it is not suitable for the large size LCD panel application. If the contrast is not good in the large size LCD panel application, please supply the external.

The suitable values of the capacitors connecting to the V1 to V5 terminals and the voltage booster circuit, and the feedback resistors for V5 operational amplifier depend on the LCD panel. And the power consumption with the LCD panel is depending on the display pattern. Please evaluate with actual LCD module.

The operation of internal Power Supply Circuits is controlled by the Internal Power Supply On/Off Instruction. When the Internal Power Supply Off Instruction is executed, all of the voltage booster circuits, regulator circuits, voltage follower circuits are turned off. In this time, the bias voltage of V1, V2, V3, V4, and V5 for the LCD should be supplied from outside, terminals C1⁺, C1⁻, C2⁺, C2⁻, and VR should be open. The status of internal power supply is selected by T1 and T2 terminal. Furthermore the external power supply operates with some of internal power supply function.


T1	T2	Voltage Booster	Voltage Adj.	Buffer(V/F)	Ext.Pow Supply	C1+,C1- to C4+,C4-	VR Term.
L	L/H	ON	ON	ON	-		
Н	L	OFF	ON	ON	Vout	Open	
Н	Н	OFF	OFF	ON	V5,Vout	Open	Open

When (T1, T2)=(H, L), C1⁺, C1⁻, C2⁺, C2⁻, C3⁺, C3⁻, C4⁺, C4⁻ terminals for voltage booster circuits are open because the voltage booster circuits doesn't operate. Therefore LCD driving voltage to the VOUT terminal should be supplied from outside.

When (T1, T2)=(H, H), terminals for voltage booster circuits and VR are open, because the voltage booster circuits and Voltage adjust circuits do not operate.


OPower Supply applications

(1)External power supply operation.



(2)Internal power supply operation.


(Voltage Booster, Voltage Adj., Buffer(V/F)) Internal power supply ON (instruction) (T1,T2)=(L,L)




- (4)External power supply operation adjusted Voltage to V5.
- Internal power supply ON (Instruction) (T1,T2) = (H,L)

(3)External power supply operation with

Voltage Adjustment,3 Buffer(V/F)



Internal power supply (Instruction) (T1,T2) =(H,H)



 \otimes : These switches should be open during the power save mode.

(2) Instruction

The NJU6678 distinguishes the signal on the data bus by combination of A0, RD and WR. The decode of the instruction and execution performs depending on the internal timing only neither the external clock. In case of serial interface, the data input as MSB first serially. The Table. 4 shows the instruction codes of the NJU6678.

					Tab	le 4.	Ins	truct	ion (Code)		(*:Don't Care)
	Instruction				D 7		Code		D a	D.a	D (Description
(1)	Display ON/OFF	A 0 0	R D	W R 0	D 7 1	D 6 0	D 5 1	D 4 0	D 3 1	D 2 1	D 1 1	D 0	LCD Display ON/OFF
,		-						-				1	0:0FF 1:0N
(2)	Display Start Line Set High Order 4bits	0	1	0	0	1	0	1	ŀ	0	Orde ress	r	Determine the Display Line of RAM to the COM0. (Set the Higher order 4bits)
	Display Start Line Set Lower Order 4bits	0	1	0	0	1	1	0	L		Orde ress	ə r	Determine the Display Line of RAM to the COM0. (Set the Lower order 4bits)
3)	Page Address Set High Order 1bits	0	1	0	0	1	0	0	*	*	*	Hi.	Set the Higher order 1bit page of DD RAM to the Page Address Register
	Page Address Set Lower Order 4bits	0	1	0	1	1	0	0			Orde ddre		Set the Lower order 4 bit page o DD RAM to the Page Address Register
4)	Column Address Set High Order 4bits	0	1	0	0	0	0	1		-	Orde n Ad		Set the Higher order 4 bits Column Address to the Reg.
	Column Address Set Lower Order 4bits	0	1	0	0	0	0	0			Orde n Ad		Set the Lower order 4 bits Column Address to the Reg.
5)	Status Read	0	0	1		Sta	tus		0	0	0	0	Read out the internal Status
(6)	Write Display Data	1	1	0			,	Write	Data			<u>.</u>	Write the data into the Display Data RAM
(7)	Read Display Data	1	0	1				Read	Data	l			Read the data from the Display Data RAM
8)	Normal or Inverse of ON/OFF Set	0	1	0	1	0	1	0	0	1	1	0 1	Inverse the ON and OFF Display 0:Normal 1:Inverse
9)	Whole Display ON /Normal Display	0	1	0	1	0	1	0	0	1	0	0 1	Whole Display Turns ON 0:Normal 1:Whole Disp. ON
10)	Sub instruction table mode	0	1	0	0	1	1	1	0	0	0	0	Set the Sub instruction table.
11)	Partial Display												
	1st Block, Set Start display unit	0	1	0	0	0	0	0	Star	rt dis	play	unit	Set the Start display unit of 1st Block.
	1st Block, Set The number of display units	0	1	0	0	0	0	1			oero yunit		Set the number of display units o 1st Block.
	2nd Block, Set Start display unit	0	1	0	0	0	1	0	Sta	rt dis	play	unit	Set the Start display unit of 2nd Block.
	2nd Block, Set The number of display units	0	1	0	0	0	1	1			oero yunit		Set the number of display units o 2nd Block.
	Partial display on	0	1	0	0	1	0	0	0	0	0	0	It comes off the mode to set and display is executed.
12)	n-line Inverse Drive Set						i -				ï		
	Register Set Higher order 2 bits	0	1	0	0	1	0	1	*	*		her der	Set the number of inverse drive line.
	Register Set Lower order 4 bits	0	1	0	0	1	1	0	L	ower	orde	er	Set the number of inverse drive line.
	n-line Inverse Drive Set is executed.	0	1	0	0	1	1	1	0	0	0	0	The execution of the line inverse drive.
13)	EVR Register Set					i -							
	EVR Register Set Higher order 4 bits	0	1	0	1	0	0	0			Data rord		Set the V5 output level to the EV register. (Higher order 4 bits)
	EVR Register Set Lower order 4 bits	0	1	0	1	0	0	1	L	ower	Data orde	r	Set the V5 output level to the EV register. (Lower order 4 bits)
	EVR Register Set is executed.	0	1	0	1	0	1	0	0	0	0	0	The execution of the EVR.
14)	End of sub instruction	0	1	0	0	1	1	1	0	0	0	1	It ends the setting of sub

New Japan Radio Co., Ltd.


(*:Don't Care)

	Instruction						Cod	е					Description
	Instruction	Α0	RD	\overline{WR}	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0	Description
(15)	Bias Select	0	1	0	1	0	1	1	*		Bias		Select the bias (8 Patterns)
(16)	Voltage Booster Circuits Multiple Select	0	1	0	0	0	1	1	0	0	Bo Mult	ost tiple	Set the Booster circuits
(17)	Read Modify Write /End	0	1	0	1	1	1	0	0	0	0	0 1	Read Modify Write mode D0=0:On D0=1:End
(18)	Reset	0	1	0	1	1	1	0	0	0	1	0	Initialize the internal Circuits
(19)	Internal Power Supply ON/OFF	0	1	0	0	0	1	0	0	0	0	0 1	0:Int. Power Supply OFF 1:Int. Power Supply ON
(20)	LCD Driving Voltage Set	0	1	0	0	0	1	0	0	0	1		Set LCD Driving Voltage after the internal (external) power supply is turned on
(21)	Power Save (Dual Command)												Set the Power Save Mode (LCD Display OFF +Whole Display Turns ON)
(22)	ADC Select	0	1	0	1	0	1	0	0	0	0	0 1	Set the DD RAM vs Segment D0=0:Normal D0=1:Inverse

(3) Explanation of Instruction Code

(3-1) Display On/Off

This instruction executes whole display On/Off without relationship of the data in the Display Data RAM and internal conditions.




(3-2) Display Start Line

This instruction sets the line address of Display Data RAM corresponding the COM0 terminal (the highest position line of display in normal application). The display area is fixed automatically by number of display line which corresponds the display duty ratio from the pointed line address as the start line. This instruction realizes the vertical smooth scroll with extra display RAM or the page address change by dynamic line addressing. In this time, the contents of RAM are not changed.

			<u>R/W</u>									
	A 0	R D	WR	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0	-
	0	1	0	0	1	0	1	Α7	A 6	A 5	A 4	I
ĺ	0	1	0	0	1	1	0	Аз	A 2	A 1	A 0	I
ſ	A7	A6	A5	A4 /	Аз Аз	2 A 1	Ao		Line A	.ddress(HEX)	
ľ	0	0	0	0	0 0	0	0			0		
	0	0	0	0	0 0	0	1			1		
				:						:		
				:						:		
	1	0	0	1	1 1	1	1			9 F		

(3-3) Page Address Set


When MPU accesses the Display Data RAM, the page address must be selected before the data writing. The access to the Display Data RAM is available by the page and column address set (Refer the Fig. 1). The page address change does not influence with the display.



(3-4) Column Address

When MPU accesses the Display Data RAM, the page address (refer(3-3)) and column address set are required before the data writing. The column address set requires twice address set which are higher order 4 bits address set and lower order 4 bits. When the MPU accesses the Display Data RAM sequentially, the column address is increase one by one automatically, therefore, the MPU can access only the data sequentially without address set.

After writing 1page data, page address setting is required due to page address doesn't increase automatically. The increment of the column address is stopped at the address of (83)H automatically, and the page address is not changed even if the column address increase to (83)H and stop. In this time the page address is not changed.



(3-5) Status Read

This instruction reads out the internal status of "BUSY", "ADC", "ON/OFF" and "RESET".

		R/W								
A 0	RD	WR	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D o
0	0	1	BUSY	ADC	ON/OFF	RESET	0	0	0	0

BUSY : BUSY=1 indicate the operating or the Reset cycle. The instruction can be input after the BUSY status change to "0".

ADC : Indicate the output correspondence of column (segment) address and segment driver.
 0 :Counterclockwise Output (Inverse) Column Address 131-n <---> Segment Driver n
 1 :Clockwise Output (Normal) Column Address n <---> Segment Driver n
 (Note) The data "0=Inverse" and "1=Normal" of ADC is inverted with the ADC select Instruction of "1=Inverse" and "0=Normal".

ON/OFF : Indicate the whole display On/Off status.

0 : Whole Display "On

- 1 : Whole Display "Off"
- (Note) The data "0=On" and "1=Off" of Display On/Off status read out is inverted with the Display On/Off instruction data of "1=On" and "0=Off".

RESET : Indicate the initializing by RES signal or reset instruction.

0:

1 : Initialization Period

(3-6) Write Display Data

This instruction writes the 8-bit data on the data bus into the Display Data RAM. The column address increases "1" automatically after data writing, therefore, the MPU can write the 8-bit data into the Display Data RAM continuously without any address setting after the start address setting.

	A 0	R D	R/W W R	D7	D 6	D 5	D 4	Dз	D 2	D 1	D 0
Ľ	1	1	0				WRITE	DATA			


(3-7) Read Display Data

This instruction reads out the 8-bit data from Display Data RAM addressed by the column and page address. The column address increase "1" automatically after data reading out, therefore, the MPU can read out the 8-bit data from the Display Data RAM without any address setting after the start address setting. One time of dummy read must operate after column address set as the explanation in "(5-4) Access to the Display Data RAM and Internal Register". In the serial interface mode, the display data is not read out.

A 0	R D	R <u>/W</u> W R	D7	D 6	D 5	D 4	Dз	D 2	D 1	D o
1	0	1				READ	DATA			


(3-8) Normal or Inverse On/Off Set

This instruction changes the condition of display turn on and off as normal or inverse. The contents of Display Data RAM is not changed by this instruction execution.



(3-9) Whole Display On

This instruction turns on the all pixels independent of the contents of Display Data RAM. In this time, the contents of Display Data RAM is not changed and kept. This instruction takes precedence over the "Normal or Inverse On/Off Set Instruction".



D 0 : Normal Display

1 : Whole Display turn on


When Whole Display On Instruction is executed in the Display Off status, the internal circuits go to the power save mode (refer to the (s) Power Save).

(3-10) Sub Instruction table mode

This instruction switches the instruction table from the main to the sub. The sub instruction table contains instructions of partial display, n-line inverse drive set and EVR register set as mentioned in (11), (12) and (13). The instruction of sub instruction table mode must be executed before above 3 sub instructions execution. The instruction of end of sub instruction table mode (14) switches the instruction table from the sub to the main. If any main instructions are written in the sub instruction mode, the NJU6678 will malfunction.

			R/W								
	A 0	R D	WR	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0
I	0	1	0	0	1	1	1	0	0	0	0

-Set sub Instruction table flow is shown below:



(3-11) Partial Display

This instruction divides the active display area in a LCD panel to 13 units consisting of 8 commons per unit and displays one or two blocks of active display area consisting of a unit or more. In the partial display mode, the display duty ratio is set automatically according to the number of unit in a block or two. Therefore, the partial display function realizes to go down the LCD driving voltage according to the display

duty ratio. As a result, the operation current of display system is much saved against the full display mode.


The display units

UNIT	Ο	(8 carmans)	
UNIT	1	1	
UNIT	2		
UNIT	3		
UNIT	4		
UNIT	5		
UNIT	6		104-common
UNIT	7		
UNIT	8		
UNIT	9		
UNIT	10		
UNIT	11	V	
UNIT	12	(8 commons)	
			•

132-segment

Partial display instruction

The partial display operates by the combination of instructions which area unit number of start position start unit block in the display area and a number of display unit from start position to end as a block. The number of block is set up to two.



In case of only one block display, the second block settings are ignored when the second start unit is set to "0" (0,0,0,0) and the second display unit number is set to "0" (0,0,0,0).

Keep the order of partial display instruction sequence.

Do not set over "UNIT 12" the display data in DD RAM are assigned continuously from page 0 for all of display block, even if non-display area is existed between the first block and the second.

New Japan Radio Co., Ltd.

The example of partial display setting

UNIT 0 UNIT 1	1 st Block
UNIT 2	
UNIT 3	
UNIT 4	
W/////////////////////////////////////	1
JUNIT/6	2 nd Block
UNIT/7	
UNIT/8	
UNIT 9	
UNIT 10	
UNIT 11	
UNIT 12	active display-block

The above partial display condition is set as follows:

1)Set sub instruction mode


			<u>R/W</u>									
/	A 0	R D	WR	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0	
	0	1	0	0	1	1	1	0	0	0	0	Set sub instruction mode.

2)Set partial display conditions

A 0	R D	R <u>/W</u> W R	D 7	D 6	D 5	D 4	D 3	D 2	D 1	Do	 1st Block, Set start
0	1	0	0	0	0	0	0	0	0	0	display unit to "0"
	-			_		_					1 st Block, Set the number
0	1	0	0	0	0	1	0	0	1	0	of display units to "2"
0	1	0	0	0	1	0	0	1	0	0	 2nd Block, Set start display unit to "4"
	-	;									■ 2 nd Block, Set the number
0	1	0	0	0	1	1	0	1	0	1	of display units to "5"
	1.										Partial display on.
0	1	0	0	1	0	0	0	0	0	0	r artial display off.

In this case, 1/56 duty. (Duty=1/(number of display units x 8))


3)End sub instruction mode



Although the partial display instruction changes duty cycle ratio automatically and display area, LCD driving voltage, Bias and others are not changed. Therefore, the instruction of LCD driving voltage "OFF" (D=0) must be set before partial display operation, and the other instructions such as the n-line inverse drive set, EVR register set, bias select and voltage booster select should be set for optimum display-contrast. The "End of sub instruction mode" is required before these instructions in order to prevent momentary flickering.

New Japan Radio Co., Ltd.

-Set Partial Display flow is shown below:



(3-12) n-line Inverse Drive Mode

This instruction sets a line number for inversion of LCD driving signal levels between "1" and "0". It reduces the stripe shadow(crosstalk) and stabilizes display quality. The n-line inverse number is set according to the result of actual LCD panel display.

The instructions must be input in order of followings. These instructions are sub instruction sets and must be set after (3-10)Sub instruction table mode.

A 0	R D	R <u>/W</u> W R	D7	D 6	D 5	D 4	D3	D 2	D 1	Do	
0	1	0	0	1	0	1	*	*	A 5	A 4	Higher order
0	1	0	0	1	1	0	Аз	A 2	A 1	Α 0	Low order
A5		A4	Аз	ŀ	12	A1	A	0	Inverse	line	(*:Don't Care)
0		0	0		0	0	C)	-		
0		0	0		0	0		1	2		
				:					:		
1		1	1	•	1	1		1	64		

The actual operation starts after following instruction.

A 0	R D	R/W W R	D7	D 6	D 5	D 4	D 3	D 2	D 1	D 0
0	1	0	0	1	1	1	0	0	0	0

New Japan Radio Co., Ltd.

(3-13) EVR Register Set

This instruction controls voltage adjustment circuits of internal LCD power supply and changes LCD driving voltage "V5". Finally, it adjusts the contrast of LCD display. By setting a data into EVR register, V5 output voltage selects one condition out of 201-voltage conditions. The range of V5 voltage is adjusted by setting external resistors as mentioned in "(4)(b) Voltage Adjust Circuits".

This instruction is sub instruction and it must be set after (3-10) Sub instruction table mode.

A 0	R D	R <u>/W</u> W R	D7	D6	D 5	D 4	D 3	D 2	D 1	Do
0	1	0	1	0	0	0	Α7	A 6	A 5	A 4
0	1	0	1	0	0	1	Аз	A 2	A 1	Α ο
A7	A6	A5	A4	Аз	A2	A1	Ao		Vlcd	
0	0	1	1	0	1	1	1		Low :	
1	4	4	:	4	4	4	1		:	
1	1	1	1	1	1	1	1		High	

VLCD=VDD-V5 When EVR doesn't use, set the EVR register to (1,1,1,1,1,1,1).

The actual operation starts after following instruction.

		R/W								
A 0	R D	WR	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0
0	1	0	1	0	1	0	0	0	0	0

(3-14) End of Sub instruction table mode

"End of sub instruction table mode" instruction switches instruction table from sub to main.

(11)Partial display, (12)n-line inverse drive mode, and (13)EVR are sub instruction sets on the sub instruction table. The instruction of "END of sub instruction mode" must be set after these sub instruction sets. The NJU6678 may occur incorrect operation if any main instructions on the main instruction table are input in mode of sub instruction table.

		R/W								
A 0	R D	WR	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0
0	1	0	0	1	1	1	0	0	0	1

(3-15) Bias Select

This instruction decides the value of LCD driving voltage bias ratio. Especially, the bias should be selected for display quality in partial mode.

						•	• •					
	A 0	R D	R/W W R	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0	
	0	1	0	1	0	1	1	*	A 2	A 1	Ao	(*:Don't Care)
-		A2	A	1	Ao	- -	Bi	as	-	-	-	-
						-						
		0	C)	0			/4				
		0	C)	1		1	/5				
		0	1		0		1	/6				
		0	1		1		1	/7				
		1	C)	0		1	/8				
		1	C)	1		1	/9				
		1	1		0		1/	10				
		1	1		1		1/	'11				

(3-16) Voltage Booster Circuit Multiple Select

This instruction Selects a voltage boost time.

The multiple must be selected the voltage boost times according to the maximum boost times by the external capacitors connections or less. Especially, the multiple should be selected for display quality and saving operation current in partial display mode.


A 0	R D	R/W W R	D7	D 6	D 5	D 4	D 3	D 2	D 1	D 0
0	1	0	0	0	1	1	0	0	A 1	Ao

Com	mand		Booster	Multiple	
A1	Ao	5times external capacitors connections	4times external capacitors connections	3times external capacitors connections	2times external capacitors connections
0	0	2-time			
0	1	3-time	2-time		
1	0	4-time	3-time	2-time	
1	1	5-time	4-time	3-time	2-time

(3-17) Read Modify Write/End

This instruction sets the Read Modify Write Mode for the column address increment control. In mode of the Read Modify Write, the column address increases "1" automatically when the Display Data Write Instruction is executed, but the address does not change when the Display Data Read Instruction is executed. This status is continued until End instruction execution. When the End instruction (D=1) is input, the column address goes back to the start address before the Read Modify Write instruction input. This function reduces the load of MPU for repeating the display data change in the fixed area (ex. cursor blink).

D="1" to release the Read Modify Write mode and the column address back to the address where the read modify write mode setting.




D 0 : Read Modify Write On

```
1 : End
```

Note) In mode of the Read Modify Write, any instructions except for Column Address Set can execute.

- Sequence of cursor blink display



(3-18) Reset

This instruction executes the following initialization.

Initialization

- (1) Set the Address (00)H into the Column Address Counter.
- (2) Set the Address (00)H into the Display Start Line Register.
- (3) Set the page "0" into the Page Address Register.
- (4) Set 0 to the EVR Register to (FF)H.
- (5) Set the All display(1/104 duty)
- (6) Set the Bias select(1/11 Bias)
- (7) Set the 5-Time Voltage Booster.
- (8) Set the n-line inverse register (0)H

In this time, the Display Data RAM is not influenced.

		<u>R/W</u>								
A 0	R D	WR	D7	D 6	D 5	D 4	D 3	D 2	D 1	D 0
0	1	0	1	1	1	0	0	0	1	0

The reset signal input to the RES terminal (hardware reset) must be input for the power on initialization. Reset instruction does not perform completely in stead of hardware reset using the RES terminal.

(3-19) Internal Power Supply ON/OFF

This instruction set the condition of internal Power Supply On/Off. Voltage Booster circuits, Voltage Regulator and Voltage Follower operate at On. To operate the voltage booster circuits, the oscillation circuits must be operating.

A 0	R D	R/W W R	D7	D6	D 5	D 4	Dз	D 2	D 1	D 0
0	1	0	0	0	1	0	0	0	0	D
_	D0:	Internal	Power	Supply	Off	-				

1 : Internal Power Supply On


The internal Power Supply must be Off when external power supply using.

*1 The set up period of internal power supply On depends on the step up capacitors, voltage stabilizer capacitors, VDD and VLCD.

Therefore it requires the actual evaluation using the LCD module to get the correct time. (Refer to the (4)(d) Fig.4)

(3-20) LCD Driving Voltage Set

This instruction controls LCD driving waveform output through the COM/SEG terminals.




The NJU6678 contains low power LCD driving voltage generator circuit reducing own operation current. Therefore, it requires the following sequence procedures at power on for the power source stabilized operation.


- LCD driving power supply ON/OFF sequences

The following sequences are required when the power supply is turned On/Off.

When the power supply is turned on again after the turn off (by the power save instruction), the power save release sequence ((3-21) Power Save) is required.



*1 The wait time depends on the C1 to C9, COUT capacitors (refer (4) (d)Fig.4), VDD and VLCD voltage. Therefore it requires the actual evaluation using the LCD module to get the correct time. (Refer to the following graph.)




(3-21) Power Save(Dual Command)

When both of Display Off and Whole Display On are executed, the internal circuits go to the power save mode and the operating current is reduced as some as the stand by current.

The internal status in the Power Save Mode is shown in follows;

- (1) Stop the Oscillation Circuits and Internal Power Supply Circuits operation.
- (2) Stop the LCD driving. Segment and Common drivers output VDD level.
- (3) Keep the display data and operating mode just before the power save mode.
- (4) All of LCD driving bias voltage fix to the VDD level.

The power save and its release perform according to the following sequences.




- *1 In the power save sequence, the power save mode is started after the second instruction "whole Display ON".
- *2 In the power save release sequence, the power save mode is released after the Normal Display instruction (Whole display OFF).

The instruction of display ON is input at any timing after the instruction of normal display in power save release sequence.

- *3 Until "LCD driving voltage set to ON" execution, NJU6678 operating current is higher than usual state and all COM/SEG terminals output VDD level continuously.
- *4 In case of the external power supply for LCD driving, it should be turned off and made condition like as unconnection or connected to VDD before the power save mode or at the same time. In this time, VOUT terminal should be made condition like as disconnection or connected to the lowest voltage of the system (V5 level from the external power supply).

(3-22) ADC Select


This instruction set the correspondence of column address in the Display Data RAM and segment driver output. (See Fig. 1.) By this instruction, the order of segment output can be changed by the software, and no restriction of the LSI placement against the LCD panel.




(4) Internal Power Supply

(a) 5-time voltage booster circuits


5-time voltage booster circuits connecting five capacitors between C1⁺ and C1⁻, C2⁺ and C2⁻, C3⁺ and C3⁻, C4⁺ and C4⁻, VSS and VOUT boost the voltage of VDD - VSS to negative voltage (VDD Common) and output the boosted voltage from the VOUT terminal. It selects one of boost time from 2 to 5 times by external capacitors connection. Furthermore, it also selects one of boost time by "Voltage Booster circuits multiple select" instruction. The boost voltage and the voltage booster circuits are shown in below. Voltage Booster circuits requires the clock signals from internal oscillation circuit, therefore, the oscillation circuits must be operating when voltage boost operation. The boost voltage times are shown in below. When 5-time voltage boost operation, the operation voltage of VDD-VOUT should be less than 17V.




• Examples for connecting the capacitors










(b)Voltage Adjust Circuits

The boosted voltage of VOUT output from V5 through the voltage adjust circuits for LCD driving. The output voltage of V5 is adjusted by changing the Ra and Rb within the range of |V5| < |VOUT|. The output voltage is calculated by the following formula.



The voltage of VREG is a standard voltage produced from built-in bleeder resistance. VREG is possible to be fine-adjusted by EVR functions mentioned in (c).

For fine-adjustment of V5, R2 as variable resistor, R1 and R3 as fixed constant should be connected to VDD terminal, VR and V5, as shown in Fig.3.

[Design example for R1, R2 and R3 / Reference]

- R1+R2+R3=5M Ω (Determined by the current flown between VDD-V5)
- Variable voltage range by the R2. -6V to -7.5V (VLCD=VDD-V5 --> 9.0V to 10.5V)
- (Determined by the LCD electrical characteristics)
- VREG=3V(In case of EVR=(FF)H)
- R1, R2 and R3 are calculated by above conditions and the formula of (1) to below; R1=2.0M\Omega, R2=0.5M\Omega, R3=2.5M\Omega
- * If the power supply voltage between VDD and VSS changes, V5 changes too. Therefore the power supply voltage should be stabilized for V5 stable operation.

(c) Contrast Adjustment by the EVR function

The EVR controls voltage of VREG by instruction and changes voltage of V5.

As result, LCD display contrast is adjusted by V5. The EVR selects a voltage of VREG in the following 201 conditions by setting 6bits data into the EVR register.

In case of EVR operation, T1 terminal and T2 require to set couples of value as (L,L),(L,H) and (H,L) excepting for (H,H) and the internal power supply must turn on by instruction.

(37)H to (4F)H available for use. If keeping 3% precision set EVR over (4F)H.

	EVR register	Vreg[V]	VLCD
:	:	:	Low
:	:	:	:
(4F)H	(0,1,0,0,1,1,1,1)	(124/300) x (VDD-VSS)	:
:	:	:	:
:	:	:	:
(FD)H	(1,1,1,1,1,1,0,1)	(298/300) x (VDD-VSS)	:
(FE)H	(1,1,1,1,1,1,1,0)	(299/300) x (VDD-VSS)	:
(FF)H	(1,1,1,1,1,1,1,1)	(300/300) x (VDD-VSS)	High

Adjustable range of the LCD driving voltage by EVR function

The adjustable range is decided by the power supply voltage VDD and the ratio of external resistors Ra and Rb.

[Design example for the adjustable range / Reference]

- Condition VDD=3.0V, VSS=0V

Ra=1M Ω , Rb=4M Ω (Ra:Rb=1:4)

The adjustable range and the step voltage are calculated as follows in the above condition.

In case of setting (4F)H in the EVR register,

VLCD = ((Ra+Rb)/Ra)VREG= (5/1) x [(124/300) x 3.0]

= 6.2V

In case of setting (FF)H in the EVR register,

VLCD = ((Ra+Rb)/Ra)VREG

= (5/1) x [(300/300) x 3.0]


= 15.0V

	Min.(4F)H	Max.(FF)H
Adjustable Range	6.2	15.0 [V]
Step Voltagre	50	[mV]

* In case of VDD=3V

*) The VLCD operating temperature. Please refer to the following graphs.

(conditions) VDD = 3V Ra=1M Ω , Rb=4M Ω (Ra:Rb = 1:4) Five times voltage




VLCD vs. Temperature (Typical Performance)

(d) LCD Driving Voltage Generation Circuits

The LCD driving bias voltage of V1,V2,V3,V4 are generated internally by dividing the V5 voltage with the internal bleeder resistance. And it is supplied to the LCD driving circuits after the impedance conversion with voltage follower circuit.

As shown in Fig. 4, Five capacitors are required to connect to each LCD driving voltage terminal for voltage stabilizing. And the value of capacitors C5, C6, C7, C8 and C9 are determined depending on the actual LCD panel display evaluation.



vss C1+ C 1-C2+ С2-С3+ С3-C4+ C 4vout NJU6678 V5 VR VDD V 1 External V2 Voltage ٧З V4 Generator V5

Reference set up value

VI	CD-Y	VDD-V	/5 -		0 10.5V
VL	.UD=	י-ששי	v = v	9.0 IC	10.57

COUT	to 1uF
C1 to C4, C9	to 1uF
C5 to C8	0.1 to 0.47uF
R1	2.0MΩ
R2	0.5MΩ
R3	2.5MΩ

Fig.4

*1 Short wiring or sealed wiring to the VR terminal is required due to the high impedance of VR terminal. *2 Following connection of VOUT is required when external power supply using.

When VSS > V5 --- VOUT=V5 When VSS \leq V5 --- VOUT=VSS

Using the external Power Supply

(5) MPU Interface

(5-1) Interface type selection

NJU6678 interfaces with MPU by 8-bit bidirectional data bus (D7 to D0) or serial (SI:D7). The 8 bit parallel or serial interface is determined by a condition of the P/S terminal connecting to "H" or "L" level as shown in Table 5. In case of the serial interface, status and RAM data read out operation is impossible.

P/S	Туре	CS	A0	RD	WR	CEL68	D7	D6	Do to D5
Н	Parallel	CS	A0	RD	WR	CEL68	D7	D6	Do to D5
L	Serial	CS	A0	-	-	-	SI	SCL	Hi-Z

Table 5

(5-2) Parallel Interface

The NJU6678 interfaces to 68 or 80 type MPU directly when the parallel interface (P/S="H") is selected. 68 type MPU or 80 is determined by the condition of CEL68 terminal connecting to "H" or "L" as shown in table 6. Table 6

CEL68	Туре	CS	A0	RD	WR	D0 to D7
Н	68 type MPU	CS	A0	Е	R/W	D0 to D7
L	80 type MPU	CS	A0	RD	WR	D0 to D7

(5-3) Discrimination of Data Bus Signal

The NJU6678 discriminates the mean of signal on the data bus by the combination of A0, E, R/W, and $(\overline{RD}, \overline{WR})$ signals as shown in Table 7.


Table	7
rubic	

Common	68 type	80 t	type	Function
A0	R/W	RD	WR	Function
1	1	0	1	Read Display Data
1	0	1	0	Write Display Data
0	1	0	1	Status Read
0	0	1	0	Write into the Register(Instruction)

(5-4) Serial Interface.(P/S="L")

Serial interface circuits <u>con</u>sist of 8 bits shift register and 3 bits counter. SI and SCL input are activated when the chip select terminal CS set to "L"and P/S terminal set to "L". The 8 bits shift register and 3 bits counter are reset to the initial condition when the chip is not selected. The data input from SI terminal is MSB first like as the order of D7,D6,- - - D0, and the data are entered into the shift register synchronizing with the rise edge of the serial clock SCL. The data in the shift register are converted to parallel data at the 8th serial clock rise edge input. Discrimination of the display data or instruction of the serial input data is executed by the condition of A0 at the 8th serial clock rise edge. A0="H" is display data and A0="L" is instruction. When RES terminal becomes "L" or CS terminal becomes "H" before 8th serial clock rise edge, NJU6678 recognizes them as a instruction data incorrectly. Therefore a unit of serial data must be structured by 8-bit. The time chart for the serial interface is shown in Fig. 5. To avoid the noise trouble, the short wiring is required for the SCL input.

Note) The read out function, such as the status or RAM data read out, is not supported in this serial interface $\overline{-\infty}$



(5-5) Access to the Display Data RAM and Internal Register.

The NJU6678 is operating as one of pipe-line processor by the bus-holder connecting to the internal data bus to adjust the operation frequency between MPU and the Display Data RAM or Internal Register.

For example, when the MPU reads out the data from the Display Data RAM, the read out data in the data read cycle (dummy read) is held in the bus-holder, then it is read out from the bus-holder to the system bus at the next data read cycle. When the MPU writes the data into the Display Data RAM, the data is held in the bus-holder, then it is written into the Display Data RAM by the next data write cycle.

Therefore high speed data transmission between MPU and NJU6678 is available because of it is not limited by the tacc and tos as display data RAM access time and is limited by the system cycle time (R) or (W).

If the cycle time is not be kept in the MPU operation, NOP should be inserted to the system instead of the waiting operation.

The read out operation does not read out the data in the pointed address just after the address set operation. And second read out operation can read out the data correctly from the pointed address.

Therefore, one dummy read operation is required after address setting or write cycle as shown in FIG. 6.




Fig.6

(5-6) Chip Select

 \overline{CS} is Chip Select terminal. In case of \overline{CS} ="L", the interface with MPU is available. In case of \overline{CS} ="H", the Do to D7 are high impedance and A0, RD, WR, D7(SI) and D6(SCL) inputs are ignored. If the serial interface is selected when \overline{CS} ="H", the shift register and the counter are reset. However, the reset is always operated in any conditions of CS.

(T- 0500)

ABSOLUTE MAXIMUM RATINGS

		(1	<u>a=25°C)</u>
PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage (1)	VDD	-0.3 to +5.0	V
Supply Voltage (2)	V5	VDD-17.0 to VDD+0.3	V
Supply Voltage (3)	V1 to V4	V5 to VDD+0.3	V
Input Voltage	Vin	-0.3 to VDD+0.3	V
Operating Temperature	Topr	-30 to +80	°C
Storogo Tomporoturo	Tata	-55 to +125 (Chip)	
Storage Temperature	T stg	-55 to +100 (TCP)	°C

Note 1) If the LSI are used on condition above the absolute maximum ratings, the LSI may be destroyed. Using the LSI within electrical characteristics is strongly recommended for normal operation. Use beyond the electric characteristics conditions will cause malfunction and poor reliability.

Note 2) All voltage values are specified as VSS=0 V.

Note 3) The relation : $VDD \ge V1 \ge V2 \ge V3 \ge V4 \ge V5$; $VDD > VSS \ge VOUT$ must be maintained.

Note 4) Decoupling capacitor should be connected between VDD and VSS due to the stabilized operation for the voltage converter.

■ ELECTRICAL CHARACTERISTICS (1)

(VDD=2.5V to 3.3V, VSS=0V, Ta=-30 to +80°C)

PARA	АМЕТЕ	SYMB- OL	C 0 1	NDITIONS	MIN.	TYP.	MAX.	UNIT	Note
Operating	Voltage(1)	Vdd			2.5		3.3	V	5
		V5			Vdd-17.0		Vdd-6.0		
OperatingVoltage(2)		V 1,V 2	VLCD= VDD-V5		VDD-0.5VLCD		Vdd	V	
		V 3,V 4			V 5		VDD-0.5VLCD		
Input	High Level	VIHC1	DoD7,A0, C	S,RES,RD,WR,CEL68,	0.8V dd		Vdd	V	
Voltage	Low Level	VILC1	P/S Terminals		Vss		0.2Vdd	V	
Output	High Level	VOHC11		Юн=-0.5mA	0.8V dd		Vdd	V	
Voltage	Low Level	VOLC11	Terminals	IOL= 0.5mA	Vss		0.2Vdd	V	
Input Leal	kage Current	LIO	All Input termir	nals	- 1.0		1.0	uA	6
	registeres	Ron1	Ta=25°C	VLCD=15.0V		2.0	3.0	ko	7
Driver On	-resistance	Ron2	14 20 0	VLCD=8.0V		3.0	4.5	kΩ	1
Stand-by	Stand-by Current IDDQ during Power save Mode		save Mode		0.05	5	uA	8	
Operating	Current	IDD12	Display VLCD=	=12.0V		15	40	uA	8
operating	Current	DD21	Accessing f Ch	/C=200kHz		600	800	uA	9

PAR	AMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNIT	Note
Input Te	erminal Capacitance	CIN	A0, CS,RES,RD,WR ,CEL68, P/S,T1,T2,D 0D7 Ta=25°C		10		pF	
Oscillati	ion Frequency	fosc	Ta=25°C	26	32	38	kHz	
Output Volt.		Vout1	Vss-Vout, 5-time voltage booster, VDD=3V	VDD-15.0V		VDD-14.5V	V	
On-resistance	Rtri	VDD=3V;COUT=4.7uF 5-time voltage booster		2000	4000	Ω		
Voltage Booster		Vout2	Voltage Booster Circuit "OFF"	Vdd-17.0V		Vdd-6.0V	V	10
Booster	Voltage Follower	V5	Voltage Adjustment Circuit "OFF"	VDD-17.0V		VDD-6.0V	V	
		IOUT1	VDD=3V, VLCD=12V		160	320		
	Operating Current	IOUT2	COM/SEG Terminals Open No Access		35	70	uA	11
	Garrent	IOUT3	Display Checkered pattern		25	50		
	Voltage Reg.	Vreg%	VDD=3V,Ta=25°C, VREG=4F to FFH			3	%	12


- Note 5) NJU6678 can operate wide operating range, but it is not guarantee immediate voltage changing during the accessing of the MPU.
- Note 6) Apply to the High-impedance state of the D0 to D7 terminals.
- Note 7) RON is the resistance values between power supply terminals(V1, V2, V3, V4) and each output terminals of common and segment supplied by 0.1V. This is specified within the range of supply voltage (2).
- Note 8,9,11) Apply to current after "LCD Driving Voltage Set".
- Note 8) Apply to the external display clock operation in no access from the MPU and no use internal power supply circuits.
- Note 9) Apply to the condition of cyclic (tcyc) inverted data input continuously in no use internal power supply circuits. The operating current during the accessing is proportionate to the access frequency. In the no accessing period, it is as same as IDD1X.
- Note 10) LCD driving voltage V5 can be adjusted within the voltage follower operating range.
- Note 11) Each operating current of voltage supply circuits block is specified under below table conditions.

	Status			Operating Condition					
SYMBOL	T1	T2	Internal Oscillator	Voltage Booster	Voltage Adjustment	Voltage Follower	Voltage Supply (Input Terminal)		
IOUT1	L	*	Validity	Validity	Validity	Validity	Unuse		
ΙΟυτ2	Н	L	Validity	Invalidity	Validity	Validity	Use(Vout)		
Ιουτ3	Н	Н	Validity	Invalidity	Invalidity	Validity	Use(Vout,V5)		

(* = Don't Care)

Note 12) Apply to the precision of the voltage between VDD and V5 with EVR function.

MEASUREMENT BLOCK DIAGRAM



ELECTRICAL CHARACTERISTICS (2)

(VDD=2.5V to 3.3V, VSS=0V, Ta=-30 to +80°C)


PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNIT	Note
Reset time	tR	RES Terminal	1.0			us	13
Reset "L" Level Pulse Width	trw	RES Terminal	10			us	14

Note 13) Specified from the rising edge of \overline{RES} to finish the internal circuit reset.

Note 14) Specified minimum pulse width of RES signal. Over than tRW "L" input should be required for correct reset operation.

■ BUS TIMING CHARACTERISTICS


- Read/Write operation sequence (80 Type MPU)



P A R	AMET	T E R	SYMBO- L	MIN.	TYP.	MAX.	CONDITION	UNIT
Address Hold Time		A0, CS	tah8	10				ns
Address Set U	p Time	Terminals	taw8	0				ns
System Cycle	WR		tCYC8 (W)	270	220			ns
Time R	RD		tCYC8 (R)	350				ns
Control	WR,"L"	WR,RD Terminals	tcc∟(W)	50				ns
	RD,"L"		tccL(R)	200				ns
Pulse Width	WR,"H"		tcch(W)	220	160			ns
	RD,"H"		tccн(R)	150				ns
Data Set Up T	ime		tDS8	35				ns
Data Hold Time	e	Do to D7	tDH8	15				ns
RD Access Tir	ne	Terminals	tACC8			120		ns
Output Disable Time			tCH8	0		50	CL=100pF	ns
Rise Time, Fall Time		CS, WR, RD, A0, D0 to D7 Terminals	tr,tf			15		ns

(VDD=2.5V to 3.3V,Ta=-30 to +80°C)

Note 15) Rise time (tr) and fall time (tf) of input signal should be less than 15ns. Note 16) Each timing is specified based on 0.2xVDD and 0.8xVDD.



- Read/Write operation sequence (68 Type MPU)

(VDD=2.5V to 3.3V,Ta=-30 to +80°C)


ΡA	RAMET	ER	SYMBOL	MIN.	TYP.	MAX.	CONDITION	UNIT
Address Hold	d Time		tAH6	10				ns
Address Set Up Time		A0, CS, R/W	tAW6	0				ns
System Cycle Time(W)		Terminals	tCYC6(W)	270	220			ns
System Cycle	e Time(R)		tCYC6(R)	350				ns
Enable	Read"H"		+ □\∧/	200				ns
	Write"H"	E Terminal	tEWH	50				ns
	Read"L"		1 50 A //	220	160			ns
	Write"L"		tEWL	150				ns
Data Set Up	Time		tDS6	35				ns
Data Hold Tir	ne	D0 to D7	tDH6	15				ns
Access Time		Terminals	tACC6			200		ns
Output Disable Time			tOH6	0		50	CL=100pF	ns
Rise Time, Fall Time		A0, CS, R/W, E, D0 to D7 Terminals	tr,t r			15		ns

Note 17) tCYC6 indicates the E signal cycle during the \overline{CS} activation period. The System Cycle Time must be required after \overline{CS} becomes active.

Note 18) Rise time (tr) and fall time (tf) of input signal should be less than 15ns.

Note 19) Each timing is specified based on 0.2xVDD and 0.8xVDD.

- Write operation sequence (Serial Interface)




(VDD=2.5V to 3.3V,Ta=-30 to +80°C)

PARAME	ΓER	SYMBOL	MIN.	TYP.	MAX.	CONDITION	UNIT
Serial Clock cycle	0.01	tSCYC	120				ns
SCL "H" pulse width	SCL Terminal	tSHW	40				ns
SCL "L" pulse width	rennina	tSLW	80				ns
Address Set Up Time	A0 Terminal	tSAS	0				ns
Address Hold Time	AU Terminal	tSAH	150				ns
Data Set Up Time	SI Terminal	tSDS	25				ns
Data Hold Time	Si Terminar	tSDH	10				ns
 CS-SCL Time	CS Terminal	tCSS	10				ns
CS-SCL Time	CS Terminal	tCSH	300				ns
Rise Time, Fall Time	S <u>CL</u> , A0, CS, SI Terminals	tr,tf			15		ns

Note 20) Rise time (tr) and fall time (tf) of input signal should be less than 15ns.

Note 21) Each timing is specified based on 0.2xVDD and 0.8xVDD.

Note 22) In case of instruction set continuously, it is required to wait more than 450ns between the instruction and next as follows.



LCD DRIVING WAVEFORM





Fig.7


APPLICATION CIRCUIT

- Microprocessor Interface Example

The NJU6678 interfaces to 80 type or 68 type MPU directly. And the serial interface also communicate with MPU.



LCD Panel Interface Example



CAUTION

The specifications on this databook are only given for information , without any guarantee as regards either mistakes or omissions. The application circuits in this databook are described only to show representative usages of the product and not intended for the guarantee or permission of any right including the industrial rights.