

# STDID5B

PRELIMINARY DATA

# N - CHANNEL 55V - 0.1 Ω - 12A TO-252 STripFET<sup>TM</sup> POWER MOSFET

TYPE	V <sub>DSS</sub>	R <sub>DS(on)</sub>	ID
STDID5B	55 V	< 0.12 Ω	12 A


- TYPICAL  $R_{DS(on)} = 0.1 \Omega$
- APPLICATION ORIENTED CHARACTERIZATION
- ADD SUFFIX "T4" FOR ORDERING IN TAPE & REEL

### DESCRIPTION

This Power MOSFET is the latest development of STMicroelectronics unique "Single Feature Size<sup>TM</sup>" strip-based process. The resulting transistor shows extremely high packing density for low on-resistance, rugged avalanche characteristics and less critical alignment steps therefore a remarkable manufacturing reproducibility.

#### **APPLICATIONS**

- DC MOTOR CONTROL
- DC-DC & DC-AC CONVERTERS



## ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V <sub>DS</sub>	Drain-source Voltage (V <sub>GS</sub> = 0)	55	V
V <sub>DGR</sub>	Drain- gate Voltage ( $R_{GS}$ = 20 k $\Omega$ )	55	V
V <sub>GS</sub>	Gate-source Voltage	± 20	V
I <sub>D</sub> (*)	Drain Current (continuous) at T <sub>c</sub> = 25 °C	12	A
ID	Drain Current (continuous) at T <sub>c</sub> = 100 °C	8	А
I <sub>DM</sub> (●)	Drain Current (pulsed)	48	А
Ptot	Total Dissipation at $T_c = 25$ °C	35	W
	Derating Factor	0.23	W/°C
$E_{AS}^{(1)}$	Single Pulse Avalanche Energy	25	mJ
T <sub>stg</sub>	Storage Temperature	-65 to 175	°C
Tj	Max. Operating Junction Temperature	175	°C

(•) Pulse width limited by safe operating area (1) starting  $T_j = 25 \,^{\circ}C$ ,  $I_D = 12A$ ,  $V_{DD} = 30V$  New  $R_{DS(on)}$  spec. starting from July '98

# THERMAL DATA

R <sub>thj-case</sub>	Thermal Resistance Junction-case	Max	4.3	°C/W
R <sub>thj-amb</sub>	Thermal Resistance Junction-ambient	Max	100	°C/W
Ťı	Maximum Lead Temperature For Soldering Purper	ose	275	°C

# **ELECTRICAL CHARACTERISTICS** ( $T_{case} = 25 \ ^{o}C$ unless otherwise specified) OFF

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
$V_{(BR)DSS}$	Drain-source Breakdown Voltage	$I_D = 250 \ \mu A$ $V_{GS} = 0$	55			V
I <sub>DSS</sub>	Zero Gate Voltage Drain Current (V <sub>GS</sub> = 0)	$V_{DS} = Max Rating$ $V_{DS} = Max Rating$ $T_c = 125 °C$			1 10	μΑ μΑ
I <sub>GSS</sub>	Gate-body Leakage Current (V <sub>DS</sub> = 0)	$V_{GS} = \pm 20 V$			± 100	nA

# ON (\*)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}$ $I_D = 250 \ \mu A$	2	3	4	V
R <sub>DS(on)</sub>	Static Drain-source On Resistance	$V_{GS} = 10 \text{ V}$ $I_D = 9.6 \text{ A}$		0.1	0.12	Ω
I <sub>D(on)</sub>	On State Drain Current	$V_{DS} > I_{D(on)} \times R_{DS(on)max}$ $V_{GS} = 10 V$	12			A

#### DYNAMIC

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
g <sub>fs</sub> (*)	Forward Transconductance	$V_{DS} > I_{D(on)} \times R_{DS(on)max}$ $I_D = 10 \text{ A}$	4			S
Coss	Input Capacitance Output Capacitance Reverse Transfer Capacitance	$V_{DS} = 25 \text{ V} \text{ f} = 1 \text{ MHz} \text{ V}_{GS} = 0 \text{ V}$		360 55 25		pF pF pF

# ELECTRICAL CHARACTERISTICS (continued)

# SWITCHING ON

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub> t <sub>r</sub>	Turn-on Delay Time Rise Time			10 25		ns ns
Q <sub>g</sub> Q <sub>gs</sub> Q <sub>gd</sub>	Total Gate Charge Gate-Source Charge Gate-Drain Charge	$V_{DD} = 48 \text{ V} I_{D} = 12 \text{ A} V_{GS} = 10 \text{ V}$		10 3.5 3.2	13.5	nC nC nC

#### SWITCHING OFF

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
t <sub>d(off)</sub> t <sub>f</sub>	Turn-off Delay Time Fall Time			31 8		ns ns

## SOURCE DRAIN DIODE

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
I <sub>SD</sub> I <sub>SDM</sub> (●)	Source-drain Current Source-drain Current (pulsed)				12 48	A A
V <sub>SD</sub> (*)	Forward On Voltage	$I_{SD} = 12 \text{ A}$ $V_{GS} = 0$			1.3	V
t <sub>rr</sub>	Reverse Recovery Time	$I_{SD} = 12 A$ di/dt = 100 A/µs $V_{DD} = 30 V$ $T_i = 150 \ ^{\circ}C$		38		ns
Q <sub>rr</sub>	Reverse Recovery	(see test circuit, fig. 5)		61		nC
I <sub>RRM</sub>	Charge Reverse Recovery Current			3.2		A

(\*) Pulsed: Pulse duration = 300 μs, duty cycle 1.5 %
(•) Pulse width limited by safe operating area






Fig. 1: Unclamped Inductive Load Test Circuit

**Fig. 3:** Switching Times Test Circuits For Resistive Load



**Fig. 5:** Test Circuit For Inductive Load Switching And Diode Recovery Times



#### Fig. 2: Unclamped Inductive Waveform






Fig. 4: Gate Charge test Circuit



57

DIM.		mm			inch		
Dini.	MIN. TYP. MAX.		MAX.	MIN.	MIN. TYP.		
А	2.2		2.4	0.086		0.094	
A1	0.9		1.1	0.035		0.043	
A2	0.03		0.23	0.001		0.009	
В	0.64		0.9	0.025		0.035	
B2	5.2		5.4	0.204		0.212	
С	0.45		0.6	0.017		0.023	
C2	0.48		0.6	0.019		0.023	
D	6		6.2	0.236		0.244	
E	6.4		6.6	0.252		0.260	
G	4.4		4.6	0.173		0.181	
Н	9.35		10.1	0.368		0.397	
L2		0.8			0.031		
L4	0.6		1	0.023		0.039	





5/6

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specification mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics. The ST logo is a trademark of STMicroelectronics

© 2000 STMicroelectronics - Printed in Italy - All Rights Reserved

STMicroelectronics GROUP OF COMPANIES Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco -Singapore - Spain - Sweden - Switzerland - United Kingdom - U.S.A.

http://www.st.com

6/6

57