

# MN3214

## 1024-STAGE LOW VOLTAGE OPERATION BBD WITH 5 TAPS


### General description

The MN3214 is a 1024-stage BBD with 5 taps particularly suitable as a device for generation of reverberation effect of audio equipments such as low voltage operation stereo equipments and radio cassette recorders, etc.

Signal with different delay time is output from 5 tap outputs against the input signal. Natural reverberation effect can easily be realized by mixing these output signals properly, and also delay time can be freely changed by changing the clock frequency.

### Features

- Audio signal delay device with 5 output taps and 1024-stage.
- Stage of each output tap has no relation to multiple, therefore, natural reverberation effect can be obtained by mixing these output signals.
- Clock component cancellation circuit.
- Wide dynamic range:  $S/N \geq 73\text{dB}$  typ.
- No insertion loss:  $L_i = 0\text{dB}$  typ.
- Low distortion:  $\text{THD} = 0.4\%$  typ. ( $V_i = 0.25\text{Vrms}$ ).
- Supply voltage range:  $4 \sim 10\text{V}$ .
- N-channel silicon gate process.
- 14-lead dual-in-line plastic package.




### Applications

- Reverberation effect of audio equipments.
- Sound effect in electronic musical instruments.

### Maximum Delay Time by Tap Output

Terminal of the Tap Output	OUT 1	OUT 2	OUT 3	OUT 4	OUT 5	Remarks
Stages of BBD (Stage)	140	377	621	798	1024	
Maximum Delay Time (mS)	7.0	18.85	31.05	39.9	51.2	at clock frequency 10KHz

### Block Diagram



■ Absolute Maximum Ratings (Ta = 25°C)

Item	Symbol	Ratings	Unit
Input Output	V <sub>DD</sub> , V <sub>GG</sub>	-0.3~+11	V
Terminal Voltage	V <sub>i</sub> , V <sub>CP</sub> , V <sub>O</sub>	-0.3~+11	V
Operating Temperature	T <sub>opr</sub>	-20~+60	°C
Storage temper	T <sub>stg</sub>	-55~+125	°C

■ Operating Condition (Ta = 25°C)


Item	Symbol	Condition	Min.	Typ.	Max.	Unit
Drain Supply Voltage	V <sub>DD</sub>			+5		V
Gate Supply Voltage	V <sub>GG</sub>			$\frac{1}{3} V_{CPH}$		V
Clock Voltage "H" Level	V <sub>CPH</sub>			V <sub>DD</sub>		V
Clock Voltage "L" Level	V <sub>CPL</sub>		0		+1	V
Clock Frequency	f <sub>CP</sub>		10		200	kHz
Clock Pulse Width Duty Ratio *1	t <sub>CPW</sub>				0.5T *2	%
Clock Rise Time *1	t <sub>CPr</sub>				500	ns
Clock Fall Time *1	t <sub>CPf</sub>				500	ns
Clock Input Capacitance	C <sub>CP</sub>				700	pF
Clock Cross Point *1	V <sub>X</sub>		0		0.3V <sub>CPH</sub>	V

■ Electrical Characteristics

(Ta = 25°C, V<sub>DD</sub> = V<sub>CPH</sub> = 5V, V<sub>CPL</sub> = 0V, V<sub>GG</sub> = 4.67V, R<sub>L</sub> = 56kΩ, LPF f<sub>c</sub> = 20kHz, Att = 48dB/oct)


Item	Symbol	Condition	Min.	Typ.	Max.	Unit
Signal Delay Time						
OUT 1 Terminal	t <sub>D(1)</sub>	f <sub>CP</sub> = 10kHz~200kHz	0.35		7.0	ms
OUT 2 Terminal	t <sub>D(2)</sub>		0.9425		18.85	ms
OUT 3 Terminal	t <sub>D(3)</sub>		1.5525		31.05	ms
OUT 4 Terminal	t <sub>D(4)</sub>		1.995		39.9	ms
OUT 5 Terminal	t <sub>D(5)</sub>		2.56		51.2	ms
Input Signal Frequency	f <sub>i</sub>	f <sub>CP</sub> = 40kHz, Output -3dB	10			kHz
Input Signal Swing	V <sub>i</sub>	THD=2.5%	0.36			V <sub>rms</sub>
Insertion Loss	L <sub>i</sub>	f <sub>CP</sub> = 40kHz, f <sub>i</sub> = 1kHz	-4	0	4	dB
Total Harmonic Distortion	THD	f <sub>CP</sub> = 40kHz, f <sub>i</sub> = 1kHz, V <sub>i</sub> = 0.25V <sub>rms</sub>		0.4	2.5	%
Output Noise Voltage	V <sub>NO</sub>	f <sub>CP</sub> = 100kHz, Weighted by "A" curve			0.2	mV <sub>rms</sub>

\*1 Clock Pulse Waveforms



\*2 T = 1/f<sub>CP</sub> (Clock Period)


■ Terminal Assignments












■ Terminal Description




Terminal No.	Symbol	Terminal Name	Description
1	GND	GND terminal	Connected to the GND of circuit.
2	IN	Signal input terminal	Analog signal to be delayed is input. Most suitable DC bias should be applied to this terminal.
3	OUT 2	Output terminal 2	Composed output of 377th and 378th stage are output.
4	CP 2	Clock input 2	Basic clock pulse is applied to transfer electron of BBD.
5	NC	No connection	
6	V <sub>GG</sub>	V <sub>DD</sub> apply terminal	Bias of V <sub>GG</sub> = 14/15V <sub>DD</sub> is applied to the gate of MOS transistor which is inserted in series with transfer gate of the BBD.
7	NC	No connection	
8	V <sub>DD</sub>	V <sub>DD</sub> apply terminal	4 ~ 10V is applied.
9	OUT 5	Output terminal 5	Composed output of 1024th and 1025th stage are output.
10	OUT 4	Output terminal 4	Composed output of 798th and 799th stage are obtained.
11	OUT 3	Output terminal 3	Composed output of 621st and 622nd stage are obtained.
12	NC	No connection	
13	OUT 1	Output terminal 1	Composed output of 140th and 141st stage are obtained.
14	CP 1	Clock input 1	Clock pulse of reverse phase to CP2 is applied.

■ CIRCUIT DIAGRAM



Typical Electrical Characteristic Curves





**Supply Voltage Characteristics**

