

# PowerPC™

## Advance Information EC603e Embedded RISC Microprocessor Family: PID7v-EC603e Hardware Specifications

The EC603e is implemented in both a 2.5-volt version (PID 0007v EC603e microprocessor, abbreviated as PID7v-EC603e) and a 3.3-volt version (PID 0006 EC603e microprocessor, abbreviated as PID6-EC603e). This document describes the pertinent physical characteristics of the PID7v-EC603e. For functional characteristics of the processor, refer to the *MPC603e/EC603e RISC Microprocessor User's Manual*.

The PID7v-EC603e microprocessor from Motorola is an implementation of the PowerPC® family of reduced instruction set computing (RISC) microprocessors. The EC603e microprocessor for embedded systems is functionally equivalent to the MPC603e with the exception of the floating-point unit which is not supported on the EC603e.

This document contains the following topics:

Topic	Page
Section 1.1, "Overview"	2
Section 1.2, "Features"	3
Section 1.3, "General Parameters"	4
Section 1.4, "Electrical and Thermal Characteristics"	4
Section 1.5, "Pin Assignments"	15
Section 1.6, "Pinout Listings"	17
Section 1.7, "Package Descriptions"	21
Section 1.8, "System Design Information"	25
Section 1.9, "Ordering Information"	31
Appendix A, "General Handling Recommendations for the C4-CQFP"	32

The PowerPC name is a registered trademark and the PowerPC logotype and PowerPC 603 are trademarks of International Business Machines Corporation, used by Motorola under license from International Business Machines Corporation. FLOTHERM is a registered trademark of Flomerics Ltd., UK.

This document contains information on a new product under development by Motorola. Motorola reserves the right to change or discontinue this product without notice.

© Motorola Inc., 1997. All rights reserved.

To locate any published errata or updates for this document, refer to the website at <http://www.mot.com/SPS/PowerPC/>.

## 1.1 Overview

This section describes the features of the PID7v-EC603e and describes briefly how those units interact.

The PID7v-EC603e is a low-power implementation of the PowerPC microprocessor family of reduced instruction set computing (RISC) microprocessors. The PID7v-EC603e implements the 32-bit portion of the PowerPC architecture specification, which provides 32-bit effective addresses, integer data types of 8, 16, and 32 bits. For 64-bit PowerPC microprocessors, the PowerPC architecture provides 64-bit integer data types, 64-bit addressing, and other features required to complete the 64-bit architecture.

The PID7v-EC603e provides four software controllable power-saving modes. Three of the modes (the nap, doze, and sleep modes) are static in nature, and progressively reduce the amount of power consumed by the processor. The fourth is a dynamic power management mode that causes the functional units in the PID7v-EC603e to automatically enter a low-power mode when the functional units are idle without affecting operational performance, software execution, or any external hardware.

The PID7v-EC603e is a superscalar processor capable of issuing and retiring as many as three instructions per clock. Instructions can execute out of order for increased performance; however, the PID7v-EC603e makes completion appear sequential.

The PID7v-EC603e integrates four execution units—an integer unit (IU), a branch processing unit (BPU), a load/store unit (LSU), and a system register unit (SRU). The ability to execute five instructions in parallel and the use of simple instructions with rapid execution times yield high efficiency and throughput for PID7v-EC603e-based systems. Most integer instructions execute in one clock cycle.

The PID7v-EC603e provides independent on-chip, 16-Kbyte, four-way set-associative, physically addressed caches for instructions and data and on-chip instruction and data memory management units (MMUs). The MMUs contain 64-entry, two-way set-associative, data and instruction translation lookaside buffers (DTLB and ITLB) that provide support for demand-paged virtual memory address translation and variable-sized block translation. The TLBs and caches use a least-recently used (LRU) replacement algorithm. The PID7v-EC603e also supports block address translation through the use of two independent instruction and data block address translation (IBAT and DBAT) arrays of four entries each. Effective addresses are compared simultaneously with all four entries in the BAT array during block translation. In accordance with the PowerPC architecture, if an effective address hits in both the TLB and BAT array, the BAT translation takes priority.

The PID7v-EC603e has a selectable 32- or 64-bit data bus and a 32-bit address bus. The PID7v-EC603e interface protocol allows multiple masters to compete for system resources through a central external arbiter. The PID7v-EC603e provides a three-state coherency protocol that supports the exclusive, modified, and invalid cache states. This protocol is a compatible subset of the MESI (modified/exclusive/shared/invalid) four-state protocol and operates coherently in systems that contain four-state caches. The PID7v-EC603e supports single-beat and burst data transfers for memory accesses, and supports memory-mapped I/O.

The PID7v-EC603e uses an advanced, 2.5/3.3-V CMOS process technology and maintains full interface compatibility with TTL devices.

## 1.2 Features

This section summarizes features of the PID7v-EC603e's implementation of the PowerPC architecture. Major features of the PID7v-EC603e are as follows:

- High-performance, superscalar microprocessor
  - As many as three instructions issued and retired per clock
  - As many as five instructions in execution per clock
  - Single-cycle execution for most instructions
- Four independent execution units and one register file
  - BPU featuring static branch prediction
  - A 32-bit IU
  - LSU for data transfer between data cache and GPRs
  - SRU that executes condition register (CR), special-purpose register (SPR) instructions, and integer add/compare instructions
  - Thirty-two GPRs for integer operands
- High instruction and data throughput
  - Zero-cycle branch capability (branch folding)
  - Programmable static branch prediction on unresolved conditional branches
  - Instruction fetch unit capable of fetching two instructions per clock from the instruction cache
  - A six-entry instruction queue that provides lookahead capability
  - Independent pipelines with feed-forwarding that reduces data dependencies in hardware
  - 16-Kbyte data cache—four-way set-associative, physically addressed; LRU replacement algorithm
  - 16-Kbyte instruction cache—four-way set-associative, physically addressed; LRU replacement algorithm
  - Cache write-back or write-through operation programmable on a per page or per block basis
  - BPU that performs CR lookahead operations
  - Address translation facilities for 4-Kbyte page size, variable block size, and 256-Mbyte segment size
  - A 64-entry, two-way set-associative ITLB
  - A 64-entry, two-way set-associative DTLB
  - Four-entry data and instruction BAT arrays providing 128-Kbyte to 256-Mbyte blocks
  - Software table search operations and updates supported through fast trap mechanism
  - 52-bit virtual address; 32-bit physical address
- Facilities for enhanced system performance
  - A 32- or 64-bit split-transaction external data bus with burst transfers
  - Support for one-level address pipelining and out-of-order bus transactions

- Integrated power management
  - Low-power 2.5/3.3-volt design
  - Internal processor/bus clock multiplier that provides 2/1, 2.5/1, 3/1, 3.5/1, 4/1, 4.5/1, 5/1, 5.5/1, and 6/1 ratios
  - Three power saving modes: doze, nap, and sleep
  - Automatic dynamic power reduction when internal functional units are idle
- In-system testability and debugging features through JTAG boundary-scan capability

## 1.3 General Parameters

The following list provides a summary of the general parameters of the PID7v-EC603e:

Technology	0.35 $\mu\text{m}$ CMOS, five-layer metal
Die size	10.5 mm x 7.5 mm (79 mm <sup>2</sup> )
Transistor count	2.6 million
Logic design	Fully-static
Package	Surface mount 240-pin ceramic quad flat pack (CQFP) or 255 ceramic ball grid array (CBGA)
Core power supply	2.5 $\pm$ 5% V dc
I/O power supply	3.3 $\pm$ 5% V dc

## 1.4 Electrical and Thermal Characteristics

This section provides the AC and DC electrical specifications and thermal characteristics for the PID7v-EC603e.

### 1.4.1 DC Electrical Characteristics

The tables in this section describe the PID7v-EC603e DC electrical characteristics. Table 1 provides the absolute maximum ratings.

**Table 1. Absolute Maximum Ratings**

Characteristic	Symbol	Value	Unit
Core supply voltage	V <sub>dd</sub>	-0.3 to 2.75	V
PLL supply voltage	AV <sub>dd</sub>	-0.3 to 2.75	V
I/O supply voltage	OV <sub>dd</sub>	-0.3 to 3.6	V
Input voltage	V <sub>in</sub>	-0.3 to 5.5	V
Storage temperature range	T <sub>stg</sub>	-55 to 150	°C

**Notes:**

1. Functional and tested operating conditions are given in Table 2. Absolute maximum ratings are stress ratings only, and functional operation at the maximums is not guaranteed. Stresses beyond those listed may affect device reliability or cause permanent damage to the device.
2. **Caution:** V<sub>in</sub> must not exceed OV<sub>dd</sub> by more than 2.5 V at any time, including during power-on reset.
3. **Caution:** OV<sub>dd</sub> must not exceed V<sub>dd</sub>/AV<sub>dd</sub> by more than 1.2 V at any time, including during power-on reset.
4. **Caution:** V<sub>dd</sub>/AV<sub>dd</sub> must not exceed OV<sub>dd</sub> by more than 0.4 V at any time, including during power-on reset.

Table 2 provides the recommended operating conditions for the PID7v-EC603e.

**Table 2. Recommended Operating Conditions**

Characteristic	Symbol	Value	Unit
Core supply voltage	V <sub>dd</sub>	2.375 to 2.625	V
PLL supply voltage	AV <sub>dd</sub>	2.375 to 2.625	V
I/O supply voltage	OV <sub>dd</sub>	3.135 to 3.465	V
Input voltage	V <sub>in</sub>	GND to 5.5	V
Junction temperature	T <sub>j</sub>	0 to 105	°C

**Note:** These are the recommended and tested operating conditions. Proper device operation outside of these conditions is not guaranteed.

Table 3 provides the package thermal characteristics for the PID7v-EC603e.

**Table 3. Thermal Characteristics**

Characteristic	Symbol	Value	Rating
Motorola wire-bond CQFP package thermal resistance, junction-to-case (typical)	$\theta_{JC}$	2.2	°C/W
CBGA package thermal resistance, junction-to-top-of-die	$\theta_{JC}$	0.03	°C/W

**Note:** Refer to Section 1.8, "System Design Information," for more details about thermal management.

Table 4 provides the DC electrical characteristics for the PID7v-EC603e.

**Table 4. DC Electrical Specifications**

Vdd = AVdd = 2.5 ± 5% V dc, OVdd = 3.3 ± 5% V dc, GND = 0 V dc, 0 ≤ Tj ≤ 105 °C

Characteristic	Symbol	Min	Max	Unit	Notes
Input high voltage (all inputs except SYSCLK)	V <sub>IH</sub>	2.0	5.5	V	
Input low voltage (all inputs except SYSCLK)	V <sub>IL</sub>	GND	0.8	V	
SYSCLK input high voltage	CV <sub>IH</sub>	2.4	5.5	V	
SYSCLK input low voltage	CV <sub>IL</sub>	GND	0.4	V	
Input leakage current, V <sub>in</sub> = 3.465 V	I <sub>in</sub>	—	30	μA	1,2
V <sub>in</sub> = 5.5 V	I <sub>in</sub>	—	300	μA	1,2
Hi-Z (off-state) leakage current, V <sub>in</sub> = 3.465 V	I <sub>TSI</sub>	—	30	μA	1,2
V <sub>in</sub> = 5.5 V	I <sub>TSI</sub>	—	300	μA	1,2
Output high voltage, I <sub>OH</sub> = -7 mA	V <sub>OH</sub>	2.4	—	V	
Output low voltage, I <sub>OL</sub> = 7 mA	V <sub>OL</sub>	—	0.4	V	
Capacitance, V <sub>in</sub> = 0 V, f = 1 MHz (excludes $\overline{TS}$ , $\overline{ABB}$ , $\overline{DBB}$ , and $\overline{ARTRY}$ )	C <sub>in</sub>	—	10.0	pF	3
Capacitance, V <sub>in</sub> = 0 V, f = 1 MHz (for $\overline{TS}$ , $\overline{ABB}$ , $\overline{DBB}$ , and $\overline{ARTRY}$ )	C <sub>in</sub>	—	15.0	pF	3

**Notes:**

1. Excludes test signals (LSSD\_MODE, L1\_TSTCLK, L2\_TSTCLK, and JTAG signals).
2. The leakage is measured for nominal OVdd and Vdd or both OVdd and Vdd must vary in the same direction (for example, both OVdd and Vdd vary by either +5% or -5%).
3. Capacitance is periodically sampled rather than 100% tested.

Table 5 provides the power consumption for the PID7v-EC603e.

**Table 5. Power Consumption**

	Processor (CPU) Frequency		Unit
	166 MHz	200 MHz	
<b>Full-On Mode (DPM Enabled)</b>			
Typical	3.0	4.0	W
Max.	4.0	5.0	W
<b>Doze Mode</b>			
Typical	1.2	1.5	W
<b>Nap Mode</b>			
Typical	80	120	mW
<b>Sleep Mode</b>			
Typical	70	100	mW
<b>Sleep Mode—PLL Disabled</b>			
Typical	60	60	mW
<b>Sleep Mode—PLL and SYSCLK Disabled</b>			
Maximum	60	60	mW

**Notes:**

1. These values apply for all valid PLL\_CFG[0–3] settings and do not include output driver power (OVdd) or analog supply power (AVdd). OVdd power is system dependent but is typically  $\leq 10\%$  of Vdd. Worst-case AVdd = 15 mW.
2. Typical power is an average value measured at Vdd = AVdd = 2.5 V, OVdd = 3.3V, in a system executing typical applications and benchmark sequences.
3. Maximum power is measured at 2.625 V using a worst-case instruction mix.

## 1.4.2 AC Electrical Characteristics

This section provides the AC electrical characteristics for the PID7v-EC603e. These specifications are for 166 and 200 MHz processor core frequencies. The processor core frequency is determined by the bus (SYSCLK) frequency and the settings of the PLL\_CFG[0–3] signals. All timings are specified relative to the rising edge of SYSCLK. PLL\_CFG signals should be set prior to power up and not altered afterwards.

### 1.4.2.1 Clock AC Specifications

Table 6 provides the clock AC timing specifications as defined in Figure 1. After fabrication, parts are sorted by maximum processor core frequency as shown in Section 1.4.2.1, “Clock AC Specifications” and tested for conformance to the AC specifications for that frequency. Parts are sold by maximum processor core frequency; see Section 1.9, “Ordering Information.”

**Table 6. Clock AC Timing Specifications**

Vdd = AVdd = 2.5 ± 5% V dc, OVdd = 3.3 ± 5% V dc, GND = 0 V dc, 0 ≤ Tj ≤ 105 °C

Num	Characteristic	166 MHz		200 MHz		Unit	Notes
		Min	Max	Min	Max		
	Processor frequency	125	167	125	200	MHz	1
	VCO frequency	250	333	250	400	MHz	1
	SYSCLK frequency	25	66.67	25	66.67	MHz	1
1	SYSCLK cycle time	15	40.0	15	40.0	ns	
2,3	SYSCLK rise and fall time	—	2.0	—	2.0	ns	2
4	SYSCLK duty cycle measured at 1.4 V	40.0	60.0	40.0	60.0	%	3
	SYSCLK jitter	—	±150	—	±150	ps	4
	PID7v-EC603e internal PLL-relock time	—	100	—	100	μs	3,5

**Notes:**

- Caution:** The SYSCLK frequency and PLL\_CFG[0–3] settings must be chosen such that the resulting SYSCLK (bus) frequency, CPU (core) frequency, and PLL (VCO) frequency do not exceed their respective maximum or minimum operating frequencies. Refer to the PLL\_CFG[0–3] signal description in Section 1.8, “System Design Information,” for valid PLL\_CFG[0–3] settings.
- Rise and fall times for the SYSCLK input are measured from 0.4 V to 2.4 V.
- Timing is guaranteed by design and characterization, and is not tested.
- Cycle-to-cycle jitter, and is guaranteed by design. The total input jitter (short term and long term combined) must be under ±150 ps.
- Relock timing is guaranteed by design and characterization, and is not tested. PLL-relock time is the maximum time required for PLL lock after a stable Vdd, OVdd, AVdd, and SYSCLK are reached during the power-on reset sequence. This specification also applies when the PLL has been disabled and subsequently re-enabled during sleep mode. Also note that  $\overline{\text{HRESET}}$  must be held asserted for a minimum of 255 bus clocks after the PLL-relock time (100 μs) during the power-on reset sequence.



Figure 1 provides the SYSCLK input timing diagram.




Figure 1. SYSCLK Input Timing Diagram

### 1.4.2.2 Input AC Specifications

Table 7 provides the input AC timing specifications for the PID7v-EC603e as defined in Figure 2 and Figure 3.

Table 7. Input AC Timing Specifications<sup>1</sup>


Vdd = AVdd = 2.5 ± 5% V dc, OVdd = 3.3 ± 5% V dc, GND = 0 V dc, 0 ≤ Tj ≤ 105° C

Num	Characteristic	166 and 200 MHz		Unit	Notes
		Min	Max		
10a	Address/data/transfer attribute inputs valid to SYSCLK (input setup)	2.5	—	ns	2
10b	All other inputs valid to SYSCLK (input setup)	4.0	—	ns	3
10c	Mode select inputs valid to HRESET (input setup) (for DRTRY, QACK and TLBISYNC)	8	—	t <sub>sysclk</sub>	4,5,6,7
11a	SYSCLK to address/data/transfer attribute inputs invalid (input hold)	1.0	—	ns	2
11b	SYSCLK to all other inputs invalid (input hold)	1.0	—	ns	3
11c	HRESET to mode select inputs invalid (input hold) (for DRTRY, QACK, and TLBISYNC)	0	—	ns	4,6,7

**Notes:**


1. Input specifications are measured from the TTL level (0.8 or 2.0 V) of the signal in question to the 1.4 V of the rising edge of the input SYSCLK. Input and output timings are measured at the pin.
2. Address/data/transfer attribute input signals are composed of the following—A[0–31], AP[0–3], TT[0–4], TC[0–1], TBST, TSIZ[0–2], GBL, DH[0–31], DL[0–31], DP[0–7].
3. All other input signals are composed of the following—TS, ABB, DBB, ARTRY, BG, AACK, DBG, DBWO, TA, DRTRY, TEA, DBDIS, HRESET, SRESET, INT, SMI, MCP, TBEN, QACK, TLBISYNC.
4. The setup and hold time is with respect to the rising edge of HRESET (see Figure 3).
5. t<sub>sysclk</sub> is the period of the external clock (SYSCLK) in nanoseconds (ns). The numbers given in the table must be multiplied by the period of SYSCLK to compute the actual time duration (in nanoseconds) of the parameter in question.
6. These values are guaranteed by design, and are not tested.
7. This specification is for configuration mode only. Also note that HRESET must be held asserted for a minimum of 255 bus clocks after the PLL-relock time during the power-on reset sequence.

Figure 2 provides the input timing diagram for the PID7v-EC603e.



**Figure 2. Input Timing Diagram**

Figure 3 provides the mode select input timing diagram for the PID7v-EC603e.



**Figure 3. Mode Select Input Timing Diagram**

### 1.4.2.3 Output AC Specifications

Table 8 provides the output AC timing specifications for the PID7v-EC603e as defined in Figure 4.

**Table 8. Output AC Timing Specifications<sup>1</sup>**


Vdd = AVdd = 2.5 ± 5% V dc, OVdd = 3.3 ± 5%, GND = 0 V dc, 0 ≤ Tj ≤ 105 °C, CL = 50 pF (unless otherwise noted)

Num	Characteristic	166 and 200 MHz		Unit	Notes
		Min	Max		
12	SYSClk to output driven (output enable time)	1.0	—	ns	
13a	SYSClk to output valid (5.5 V to 0.8 V— $\overline{TS}$ , $\overline{ABB}$ , $\overline{ARTRY}$ , $\overline{DBB}$ )	—	9.0	ns	3
13b	SYSClk to output valid ( $\overline{TS}$ , $\overline{ABB}$ , $\overline{ARTRY}$ , $\overline{DBB}$ )	—	8.0	ns	5
14a	SYSClk to output valid (5.5 V to 0.8 V—all except $\overline{TS}$ , $\overline{ABB}$ , $\overline{ARTRY}$ , $\overline{DBB}$ )	—	11.0	ns	3
14b	SYSClk to output valid (all except $\overline{TS}$ , $\overline{ABB}$ , $\overline{ARTRY}$ , $\overline{DBB}$ )	—	9.0	ns	5
15	SYSClk to output invalid (output hold)	1.0	—	ns	2
16	SYSClk to output high impedance (all except $\overline{ARTRY}$ , $\overline{ABB}$ , $\overline{DBB}$ )	—	8.5	ns	
17	SYSClk to $\overline{ABB}$ , $\overline{DBB}$ , high impedance after precharge	—	1.0	t <sub>sysclk</sub>	4,6
18	SYSClk to $\overline{ARTRY}$ high impedance before precharge	—	8.0	ns	
19	SYSClk to $\overline{ARTRY}$ precharge enable	0.2 * t <sub>sysclk</sub> + 1.0	—	ns	2,4,7
20	Maximum delay to $\overline{ARTRY}$ precharge	—	1.0	t <sub>sysclk</sub>	4,7
21	SYSClk to $\overline{ARTRY}$ high impedance after precharge	—	2.0	t <sub>sysclk</sub>	5,7

**Notes:**

1. All output specifications are measured from the 1.4 V of the rising edge of SYSClk to the TTL level (0.8 V or 2.0 V) of the signal in question. Both input and output timings are measured at the pin (see Figure 4).
2. This minimum parameter assumes CL = 0 pF.
3. SYSClk to output valid (5.5 V to 0.8 V) includes the extra delay associated with discharging the external voltage from 5.5 V to 0.8 V instead of from Vdd to 0.8 V (5-V CMOS levels instead of 3.3-V CMOS levels).
4. t<sub>sysclk</sub> is the period of the external bus clock (SYSClk) in nanoseconds (ns). The numbers given in the table must be multiplied by the period of SYSClk to compute the actual time duration (in nanoseconds) of the parameter in question.
5. Output signal transitions from GND to 2.0 V or Vdd to 0.8 V.
6. Nominal precharge width for  $\overline{ABB}$  and  $\overline{DBB}$  is 0.5 t<sub>sysclk</sub>.
7. Nominal precharge width for  $\overline{ARTRY}$  is 1.0 t<sub>sysclk</sub>.

Figure 4 provides the output timing diagram for the PID7v-EC603e.



**Figure 4. Output Timing Diagram**

### 1.4.3 JTAG AC Timing Specifications

Table 9 provides the JTAG AC timing specifications as defined in Figure 5 through Figure 8.

**Table 9. JTAG AC Timing Specifications**


Vdd = AVdd = 2.5 ± 5% V dc, OVdd = 3.3 ± 5%, GND = 0 V dc, 0 ≤ Tj ≤ 105° C, CL = 50 pF

Num	Characteristic	Min	Max	Unit	Notes
	TCK frequency of operation	0	16	MHz	
1	TCK cycle time	62.5	—	ns	
2	TCK clock pulse width measured at 1.4 V	25	—	ns	
3	TCK rise and fall times	0	3	ns	
4	$\overline{\text{TRST}}$ setup time to TCK rising edge	13	—	ns	1
5	$\overline{\text{TRST}}$ assert time	40	—	ns	
6	Boundary scan input data setup time	6	—	ns	2
7	Boundary scan input data hold time	27	—	ns	2
8	TCK to output data valid	4	25	ns	3
9	TCK to output high impedance	3	24	ns	3
10	TMS, TDI data setup time	0	—	ns	
11	TMS, TDI data hold time	25	—	ns	
12	TCK to TDO data valid	4	24	ns	
13	TCK to TDO high impedance	3	15	ns	

**Notes:**


1.  $\overline{\text{TRST}}$  is an asynchronous signal. The setup time is for test purposes only.
2. Non-test signal input timing with respect to TCK.
3. Non-test signal output timing with respect to TCK.

Figure 5 provides the JTAG clock input timing diagram.




**Figure 5. JTAG Clock Input Timing Diagram**

Figure 6 provides the  $\overline{\text{TRST}}$  timing diagram.




**Figure 6.  $\overline{\text{TRST}}$  Timing Diagram**

Figure 7 provides the boundary-scan timing diagram.



**Figure 7. Boundary-Scan Timing Diagram**

Figure 8 provides the test access port timing diagram.



**Figure 8. Test Access Port Timing Diagram**

# 1.5 Pin Assignments

The following sections contain the pinout diagrams for the PID7v-EC603e. Note that the PID7v-EC603e is offered in both ceramic quad flat pack (CQFP) and ceramic ball grid array (CBGA) packages.

## 1.5.1 Pinout Diagram for the CQFP Package

Figure 9 contains the CQFP pin assignments for the PID7v-EC603e.





Figure 9. Pinout Diagram for the CQFP Package

## 1.5.2 Pinout Diagram for the CBGA Package

Figure 10 (in part A) shows the pinout of the CBGA package as viewed from the top surface. Part B shows the side profile of the CBGA package to indicate the direction of the top surface view.

### Part A



Not to Scale

### Part B




Figure 10. Pinout of the CBGA Package as Viewed from the Top Surface



## 1.6 Pinout Listings

The following sections provide the pinout listings for the PID7v-EC603e CQFP and CBGA packages.

### 1.6.1 Pinout Listing for the CQFP Package

Table 10 provides the pinout listing for the PID7v-EC603e CQFP package.

**Table 10. Pinout Listing for the 240-pin CQFP Package**

Signal Name	Pin Number	Active	I/O
A[0–31]	179, 2, 178, 3, 176, 5, 175, 6, 174, 7, 170, 11, 169, 12, 168, 13, 166, 15, 165, 16, 164, 17, 160, 21, 159, 22, 158, 23, 151, 30, 144, 37	High	I/O
$\overline{\text{AACK}}$	28	Low	Input
$\overline{\text{ABB}}$	36	Low	I/O
AP[0–3]	231, 230, 227, 226	High	I/O
$\overline{\text{APE}}$	218	Low	Output
$\overline{\text{ARTRY}}$	32	Low	I/O
AVDD	209	High	Input
$\overline{\text{BG}}$	27	Low	Input
$\overline{\text{BR}}$	219	Low	Output
$\overline{\text{CI}}$	237	Low	Output
CLK_OUT	221	—	Output
$\overline{\text{CKSTP\_IN}}$	215	Low	Input
$\overline{\text{CKSTP\_OUT}}$	216	Low	Output
CSE[0–1] <sup>1</sup>	225, 150	High	Output
$\overline{\text{DBB}}$	145	Low	I/O
$\overline{\text{DBDIS}}$	153	Low	Input
$\overline{\text{DBG}}$	26	Low	Input
$\overline{\text{DBWO}}$	25	Low	Input
DH[0–31]	115, 114, 113, 110, 109, 108, 99, 98, 97, 94, 93, 92, 91, 90, 89, 87, 85, 84, 83, 82, 81, 80, 78, 76, 75, 74, 73, 72, 71, 68, 67, 66	High	I/O
DL[0–31]	143, 141, 140, 139, 135, 134, 133, 131, 130, 129, 126, 125, 124, 123, 119, 118, 117, 107, 106, 105, 102, 101, 100, 51, 52, 55, 56, 57, 58, 62, 63, 64	High	I/O
DP[0–7]	38, 40, 41, 42, 46, 47, 48, 50	High	I/O
$\overline{\text{DPE}}$	217	Low	Output
$\overline{\text{DRTRY}}$	156	Low	Input

**Table 10. Pinout Listing for the 240-pin CQFP Package (Continued)**

Signal Name	Pin Number	Active	I/O
$\overline{\text{GBL}}$	1	Low	I/O
GND	9, 19, 29, 39, 49, 65, 116, 132, 142, 152, 162, 172, 182, 206, 239	Low	Input
HRESET	214	Low	Input
$\overline{\text{INT}}$	188	Low	Input
LSSD_MODE <sup>2</sup>	205	Low	Input
L1_TSTCLK <sup>2</sup>	204	—	Input
L2_TSTCLK <sup>2</sup>	203	—	Input
MCP	186	Low	Input
OGND	8, 18, 33, 43, 53, 60, 69, 77, 86, 95, 103, 111, 120, 127, 136, 146, 161, 171, 181, 193, 220, 228, 238	Low	Input
OVDD <sup>3</sup>	10, 20, 35, 45, 54, 61, 70, 79, 88, 96, 104, 112, 121, 128, 138, 148, 163, 173, 183, 194, 222, 229, 240	High	Input
PLL_CFG[0–3]	213, 211, 210, 208	High	Input
$\overline{\text{QACK}}$	235	Low	Input
$\overline{\text{QREQ}}$	31	Low	Output
$\overline{\text{RSRV}}$	232	Low	Output
$\overline{\text{SMI}}$	187	Low	Input
$\overline{\text{SRESET}}$	189	Low	Input
SYSCLK	212	—	Input
$\overline{\text{TA}}$	155	Low	Input
TBEN	234	High	Input
$\overline{\text{TBST}}$	192	Low	I/O
TC[0–1]	224, 223	High	Output
TCK	201	—	Input
TDI	199	High	Input
TDO	198	High	Output
$\overline{\text{TEA}}$	154	Low	Input
$\overline{\text{TLBISYNC}}$	233	Low	Input
TMS	200	High	Input
$\overline{\text{TRST}}$	202	Low	Input

**Table 10. Pinout Listing for the 240-pin CQFP Package (Continued)**

Signal Name	Pin Number	Active	I/O
TSIZ[0–2]	197, 196, 195	High	Output
$\overline{TS}$	149	Low	I/O
TT[0–4]	191, 190, 185, 184, 180	High	I/O
VDD <sup>3</sup>	4, 14, 24, 34, 44, 59, 122, 137, 147, 157, 167, 177, 207	High	Input
$\overline{WT}$	236	Low	Output

**Notes:**

1. There are two CSE signals in the PID7v-EC603e—CSE0 and CSE1. The XATS signal in the PowerPC 603™ microprocessor is replaced by the CSE1 signal in the PID7v-EC603e.
2. These are test signals for factory use only and must be pulled up to OVdd for normal machine operation.
3. OVdd inputs supply power to the I/O drivers and Vdd inputs supply power to the processor core.

**1.6.2 Pinout Listing for the CBGA Package**

Table 11 provides the pinout listing for the PID7v-EC603e CBGA package.

**Table 11. Pinout Listing for the 255 CBGA Package**

Signal Name	Pin Number	Active	I/O
A[0–31]	C16, E04, D13, F02, D14, G01, D15, E02, D16, D04, E13, GO2, E15, H01, E16, H02, F13, J01, F14, J02, F15, H03, F16, F04, G13, K01, G15, K02, H16, M01, J15, P01	High	I/O
AACK	L02	Low	Input
$\overline{ABB}$	K04	Low	I/O
AP[0–3]	C01, B04, B03, B02	High	I/O
$\overline{APE}$	A04	Low	Output
$\overline{ARTRY}$	J04	Low	I/O
AVDD	A10	—	—
BG	L01	Low	Input
BR	B06	Low	Output
$\overline{CI}$	E01	Low	Output
$\overline{CKSTP\_IN}$	D08	Low	Input
$\overline{CKSTP\_OUT}$	A06	Low	Output
CLK_OUT	D07	—	Output
CSE[0–1]	B01, B05	High	Output
DBB	J14	Low	I/O
$\overline{DBG}$	N01	Low	Input
$\overline{DBDIS}$	H15	Low	Input

**Table 11. Pinout Listing for the 255 CBGA Package (Continued)**

Signal Name	Pin Number	Active	I/O
DBW $\bar{O}$	G04	Low	Input
DH[0–31]	P14, T16, R15, T15, R13, R12, P11, N11, R11, T12, T11, R10, P09, N09, T10, R09, T09, P08, N08, R08, T08, N07, R07, T07, P06, N06, R06, T06, R05, N05, T05, T04	High	I/O
DL[0–31]	K13, K15, K16, L16, L15, L13, L14, M16, M15, M13, N16, N15, N13, N14, P16, P15, R16, R14, T14, N10, P13, N12, T13, P03, N03, N04, R03, T01, T02, P04, T03, R04	High	I/O
DP[0–7]	M02, L03, N02, L04, R01, P02, M04, R02	High	I/O
DPE	A05	Low	Output
DRTRY	G16	Low	Input
G $\bar{B}L$	F01	Low	I/O
GND	C05, C12, E03, E06, E08, E09, E11, E14, F05, F07, F10, F12, G06, G08, G09, G11, H05, H07, H10, H12, J05, J07, J10, J12, K06, K08, K09, K11, L05, L07, L10, L12, M03, M06, M08, M09, M11, M14, P05, P12	—	—
HRESET	A07	Low	Input
I $\bar{N}T$	B15	Low	Input
L1_TSTCLK <sup>1</sup>	D11	—	Input
L2_TSTCLK <sup>1</sup>	D12	—	Input
LSSD_MODE <sup>1</sup>	B10	Low	Input
MCP	C13	Low	Input
NC (No-Connect)	B07, B08, C03, C06, C08, D05, D06, H04, J16	—	—
OVDD	C07, E05, E07, E10, E12, G03, G05, G12, G14, K03, K05, K12, K14, M05, M07, M10, M12, P07, P10	—	—
PLL_CFG[0–3]	A08, B09, A09, D09	High	Input
QACK	D03	Low	Input
QREQ	J03	Low	Output
RSRV	D01	Low	Output
S $\bar{M}I$	A16	Low	Input
SRESET	B14	Low	Input
SYSCLK	C09	—	Input
T $\bar{A}$	H14	Low	Input
TBEN	C02	High	Input
T $\bar{B}S\bar{T}$	A14	Low	I/O
TC[0–1]	A02, A03	High	Output

**Table 11. Pinout Listing for the 255 CBGA Package (Continued)**

Signal Name	Pin Number	Active	I/O
TCK	C11	—	Input
TDI	A11	High	Input
TDO	A12	High	Output
TEA	H13	Low	Input
TLBISYNC	C04	Low	Input
TMS	B11	High	Input
TRST	C10	Low	Input
TS	J13	Low	I/O
TSIZ[0–2]	A13, D10, B12	High	Output
TT[0–4]	B13, A15, B16, C14, C15	High	I/O
WT	D02	Low	Output
VDD <sup>2</sup>	F06, F08, F09, F11, G07, G10, H06, H08, H09, H11, J06, J08, J09, J11, K07, K10, L06, L08, L09, L11	—	—
VOLTDETGND <sup>3</sup>	F03	Low	Output

**Notes:**

1. These are test signals for factory use only and must be pulled up to OVdd for normal machine operation.
2. OVdd inputs supply power to the I/O drivers and Vdd inputs supply power to the processor core.
3. Internally tied to GND to indicate to the power supply that a low-voltage processor is present.

## 1.7 Package Descriptions

The following sections provide the package parameters and the mechanical dimensions for the PID7v-EC603e. Note that the PID7v-EC603e is currently offered in two types of CQFP packages—the Motorola wire-bond CQFP and the ceramic ball grid array (CBGA) package.

### 1.7.1 Motorola Wire-Bond CQFP Package Description

The following sections provide the package parameters and mechanical dimensions for the Motorola wire-bond CQFP package.

#### 1.7.1.1 Package Parameters

The package parameters are as provided in the following list. The package type is 32 mm x 32 mm, 240-pin ceramic quad flat pack.

Package outline	32 mm x 32 mm
Interconnects	240
Pitch	0.5 mm (20 mil)

### 1.7.1.2 Mechanical Dimensions of the Motorola Wire-Bond CQFP Package

Figure 11 shows the mechanical dimensions for the wire-bond CQFP package.




Figure 11. Mechanical Dimensions of the Motorola Wire-Bond CQFP Package

## 1.7.2 CBGA Package Description

The following sections provide the package parameters and mechanical dimensions for the Motorola CBGA packages.

### 1.7.2.1 Package Parameters

The package parameters are as provided in the following list. The package type is 21 mm x 21 mm, 255-lead ceramic ball grid array (CBGA).

Package outline	21 mm x 21 mm
Interconnects	255
Pitch	1.27 mm (50 mil)
Package height	Minimum: 2.45 mm Maximum: 3.00 mm
Ball diameter	0.89 mm (35 mil)
Maximum heat sink force	10 lbs

**PRELIMINARY**

### 1.7.2.2 Mechanical Dimensions of the CBGA Package

Figure 12 provides the mechanical dimensions and bottom surface nomenclature of the Motorola CBGA package.




Figure 12. Mechanical Dimensions and Bottom Surface Nomenclature of the CBGA Package



## 1.8 System Design Information

This section provides electrical and thermal design recommendations for successful application of the PID7v-EC603e.

### 1.8.1 PLL Configuration

The PID7v-EC603e PLL is configured by the PLL\_CFG[0–3] signals. For a given SYSCLK (bus) frequency, the PLL configuration signals set the internal CPU and VCO frequency of operation. The PLL configuration for the PID7v-EC603e is shown in Table 12 for nominal frequencies.

Table 12. PLL Configuration

PLL_CFG[0–3]	CPU Frequency in MHz (VCO Frequency in MHz)								
	Bus-to-Core Multiplier	Core-to-VCO Multiplier	Bus 25 MHz	Bus 33.33 MHz	Bus 40 MHz	Bus 50 MHz	Bus 60 MHz	Bus 66.67 MHz	Bus 75 MHz
0100	2x	2x	—	—	—	—	—	133 (266)	150 (300)
0101	2x	4x	—	—	—	—	—	—	—
0110	2.5x	2x	—	—	—	125 (250)	150 (300)	166 (333)	187 (375)
1000	3x	2x	—	—	120 (240)	150 (300)	180 (360)	200 (400)	225 (450)
1110	3.5x	2x	—	—	140 (280)	175 (350)	210 (420)	233 (466)	—
1010	4x	2x	—	133 (266)	160 (320)	200 (400)	240 (480)	—	—
0111	4.5x	2x	—	150 (300)	180 (360)	225 (450)	—	—	—
1011	5x	2x	125 (250)	166 (333)	200 (400)	—	—	—	—
1001	5.5x	2x	137 (275)	183 (366)	220 (440)	—	—	—	—
1101	6x	2x	150 (300)	200 (400)	240 (480)	—	—	—	—
0011	PLL bypass								
1111	Clock off								

**Notes:**

- Some PLL configurations may select bus, CPU, or VCO frequencies which are not supported; see Section 1.4.2.1, “Clock AC Specifications,” for valid SYSCLK and VCO frequencies.
- In PLL-bypass mode, the SYSCLK input signal clocks the internal processor directly, the PLL is disabled, and the bus mode is set for 1:1 mode operation. This mode is intended for factory use only.  
**Note:** The AC timing specifications given in this document do not apply in PLL-bypass mode.
- In clock-off mode, no clocking occurs inside the PID7v-EC603e regardless of the SYSCLK input.

## 1.8.2 PLL Power Supply Filtering

The AVdd power signal is provided on the PID7v-EC603e to provide power to the clock generation phase-locked loop. To ensure stability of the internal clock, the power supplied to the AVdd input signal should be filtered using a circuit similar to the one shown in Figure 13. The circuit should be placed as close as possible to the AVdd pin to ensure it filters out as much noise as possible. The 0.1  $\mu\text{F}$  capacitor should be closest to the AVdd pin, followed by the 10  $\mu\text{F}$  capacitor, and finally the 10  $\Omega$  resistor to Vdd. These traces should be kept short and direct.




Figure 13. PLL Power Supply Filter Circuit

## 1.8.3 Decoupling Recommendations

Due to the PID7v-EC603e's dynamic power management feature, large address and data buses, and high operating frequencies, the PID7v-EC603e can generate transient power surges and high frequency noise in its power supply, especially while driving large capacitive loads. This noise must be prevented from reaching other components in the PID7v-EC603e system, and the PID7v-EC603e itself requires a clean, tightly regulated source of power. Therefore, it is recommended that the system designer place at least one decoupling capacitor at each Vdd and OVdd pin of the PID7v-EC603e. It is also recommended that these decoupling capacitors receive their power from separate Vdd, OVdd, and GND power planes in the PCB, utilizing short traces to minimize inductance.

These capacitors should vary in value from 220 pF to 10  $\mu\text{F}$  to provide both high- and low-frequency filtering, and should be placed as close as possible to their associated Vdd or OVdd pin. Suggested values for the Vdd pins—220 pF (ceramic), 0.01  $\mu\text{F}$  (ceramic), and 0.1  $\mu\text{F}$  (ceramic). Suggested values for the OVdd pins—0.01  $\mu\text{F}$  (ceramic), 0.1  $\mu\text{F}$  (ceramic), and 10  $\mu\text{F}$  (tantalum). Only SMT (surface mount technology) capacitors should be used to minimize lead inductance.

In addition, it is recommended that there be several bulk storage capacitors distributed around the PCB, feeding the Vdd and OVdd planes, to enable quick recharging of the smaller chip capacitors. These bulk capacitors should also have a low ESR (equivalent series resistance) rating to ensure the quick response time necessary. They should also be connected to the power and ground planes through two vias to minimize inductance. Suggested bulk capacitors—100  $\mu\text{F}$  (AVX TPS tantalum) or 330  $\mu\text{F}$  (AVX TPS tantalum).

## 1.8.4 Connection Recommendations

To ensure reliable operation, it is highly recommended to connect unused inputs to an appropriate signal level. Unused active low inputs should be tied to Vdd. Unused active high inputs should be connected to GND. All NC (no-connect) signals must remain unconnected.

Power and ground connections must be made to all external Vdd, OVdd, and GND pins of the PID7v-EC603e.

## 1.8.5 Pull-up Resistor Requirements

The PID7v-EC603e requires high-resistive (weak: 10 K $\Omega$ ) pull-up resistors on several control signals of the bus interface to maintain the control signals in the negated state after they have been actively negated and released by the PID7v-EC603e or other bus master. These signals are— $\overline{TS}$ ,  $\overline{ABB}$ ,  $\overline{DBB}$ , and  $\overline{ARTRY}$ .

In addition, the PID7v-EC603e has three open-drain style outputs that require pull-up resistors (weak or stronger: 4.7 K $\Omega$ –10 K $\Omega$ ) if they are used by the system. These signals are—APE, DPE, and CKSTP\_OUT.

During inactive periods on the bus, the address and transfer attributes on the bus are not driven by any master and may float in the high-impedance state for relatively long periods of time. Since the PID7v-EC603e must continually monitor these signals for snooping, this float condition may cause excessive power draw by the input receivers on the PID7v-EC603e. It is recommended that these signals be pulled up through weak (10 K $\Omega$ ) pull-up resistors or restored in some manner by the system. The snooped address and transfer attribute inputs are—A[0–31], AP[0–3], TT[0–4],  $\overline{TBST}$ , and  $\overline{GBL}$ .

The data bus input receivers are normally turned off when no read operation is in progress and do not require pull-up resistors on the data bus.

## 1.8.6 Thermal Management Information

This section provides thermal management data for the PID7v-EC603e. The information found in the first sub-sections is based on a typical desktop configuration using a 240 lead, 32 mm x 32 mm, Motorola wire-bond CQFP package. The heat sink used for this data is a pinfin configuration from Thermalloy, part number 2338. The data found in the subsequent sub-sections concerns PID7v-EC603e's packaged in the 255-lead 21 mm multi-layer ceramic (MLC), ceramic BGA package. Data is shown for two cases, the exposed-die case (no heat sink) and using the Thermalloy 2338-pin fin heat sink.

### 1.8.6.1 Motorola Wire-Bond CQFP Package

This section provides thermal management data for the PID7v-EC603e; this information is based on a typical desktop configuration using a 240 lead, 32 mm x 32 mm, Motorola wire-bond CQFP package. The heat sink used for this data is a pinfin configuration from Thermalloy, part number 2338.

#### 1.8.6.1.1 Thermal Characteristics


The thermal characteristics for a wire-bond CQFP package are as follows:

$$\text{Thermal resistance (junction-to-case)} = R_{\theta_{jc}} \text{ or } \theta_{jc} = 2.2^{\circ} \text{ C/Watt (junction-to-case)}$$

#### 1.8.6.1.2 Thermal Management Example

The following example is based on a typical desktop configuration using a Motorola wire-bond CQFP package. The heat sink used for this data is a pinfin heat sink #2338 attached to the wire-bond CQFP package with thermal grease.

Figure 14 provides a thermal management example for the Motorola CQFP package.



**Figure 14. Motorola CQFP Thermal Management Example**

The junction temperature can be calculated from the junction-to-ambient thermal resistance, as follows:

$$\text{Junction temperature: } T_j = T_a + R_{\theta ja} * P$$

or

$$T_j = T_a + (R_{\theta jc} + R_{cs} + R_{sa}) * P$$

**Where:**

$T_a$  is the ambient temperature in the vicinity of the device

$R_{\theta ja}$  is the junction-to-ambient thermal resistance

$R_{\theta jc}$  is the junction-to-case thermal resistance of the device

$R_{cs}$  is the case-to-heat sink thermal resistance of the interface material

$R_{sa}$  is the heat sink-to-ambient thermal resistance

$P$  is the power consumed by the device

In this environment, it can be assumed that all the heat is consumed to the ambient through the heat sink, so the junction-to-ambient thermal resistance is the sum of the resistances from the junction to the case, from the case to the heat sink, and from the heat sink to the ambient.

Note that verification of external thermal resistance and case temperature should be performed for each application. Thermal resistance can vary considerably due to many factors including degree of air turbulence.

For a power consumption of 2.5 Watts in an ambient temperature of 40 °C at 1 m/sec with the heat sink measured above, the junction temperature of the device would be as follows:

$$T_j = T_a + R_{\theta ja} * P$$

$$T_j = 40 \text{ °C} + (10 \text{ °C/Watt} * 2.5 \text{ Watts}) = 65 \text{ °C}$$

which is well within the reliability limits of the device.

**Notes:**

1. Junction-to-ambient thermal resistance is based on measurements on single-sided printed circuit boards per SEMI (Semiconductor Equipment and Materials International) G38-87 in natural convection.
2. Junction-to-case thermal resistance is based on measurements using a cold plate per SEMI G30-88 with the exception that the cold plate temperature is used for the case temperature.

The vendors who supply heat sinks are Aavid Engineering, IERC, Thermalloy, and Wakefield Engineering. Contact information for these vendors follows:

Thermalloy 2021 W. Valley View Lane P.O. Box 810839 Dallas, TX 75731	214-243-4321
International Electronic Research Corporation (IERC) 135 W. Magnolia Blvd. Burbank, CA 91502	818-842-7277
Aavid Engineering One Kool Path Laconic, NH 03247-0440	603-528-3400
Wakefield Engineering 60 Audubon Rd. Wakefield, MA 01880	617-245-5900

Ultimately, the final selection of an appropriate heat sink depends on many factors, such as thermal performance at a given air velocity, spatial volume, mass, attachment method, assembly, and cost.

### **1.8.6.2 Motorola CBGA Package**

The data found in this section concerns PID7v-EC603e's packaged in the 255-lead 21 mm multi-layer ceramic (MLC), ceramic BGA package. Data is shown for two cases, the exposed-die case (no heat sink) and using the Thermalloy 2338-pin fin heat sink.

#### **1.8.6.2.1 Thermal Characteristics**

The internal thermal resistance for this package is negligible due to the exposed die design. A heat sink is attached directly to the silicon die surface only when external thermal enhancement is necessary.


Additionally, the CBGA package offers an exceptional thermal connection to the card and power planes. Heat generated at the chip is consumed through the package, the heat sink (when used) and the card. The parallel heat flow paths result in the lowest overall thermal resistance as well as offer significantly better power consumption capability when a heat sink is not used.

#### **1.8.6.2.2 Thermal Management Example**

The following example is based on a typical desktop configuration using a solder-bump 21 mm CBGA package. The heat sink shown is the Thermalloy pinfin heat sink #2338 attached directly to the exposed die with a two-stage thermally conductive epoxy.

The calculations are performed exactly as shown in the previous section.

Figure 17 shows typical thermal performance data for the 21 mm CBGA package mounted to a test card.



Assumptions:

1. 2P card with 1 OZ Cu planes
2. 63 mm x 76 mm card
3. Air flow on both sides of card
4. Vertical orientation
5. 2-stage epoxy heat sink attach

**Figure 15. CBGA Thermal Management Example**

Temperature calculations are also performed identically to those in the previous section. For a power consumption of 2.5 Watts in an ambient of 40° C at 1.0 m/sec, the associated overall thermal resistance and junction temperature, found in Table 13, will result.

**Table 13. Thermal Resistance and Junction Temperature**

Configuration	$\theta_{ja}$ (°C/W)	T <sub>j</sub> (°C)
Exposed die (no heat sink)	18.4	86
With 2338 heat sink	5.3	53

Vendors such as Aavid Engineering Inc., Thermalloy, and Wakefield Engineering can supply heat sinks with a wide range of thermal performance. Refer to Section 1.8.6.1.2, “Thermal Management Example,” for contact information.

## 1.9 Ordering Information

Figure 16 provides the Motorola part numbering nomenclature for the PID7v-EC603e. In addition to the processor frequency, the part numbering scheme also consists of a part modifier and application modifier. The part modifier indicates any enhancement(s) in the part from the original production design. The bus divider may specify special bus frequencies or application conditions. Each part number also contains a revision code. This refers to the die mask revision number and is specified in the part numbering scheme for identification purposes only. For available frequencies, contact your local Motorola sales office.




Figure 16. Motorola Part Number Key

# Appendix A

## General Handling Recommendations for the C4-CQFP

The following list provides a few guidelines for package handling:

- Handle the electrostatic discharge sensitive (ESD) package with care before, during, and after processing.
- Do not apply any load to exceed 3 Kg after assembly.
- Components should not be hot-dip tinned.
- The package encapsulation is an acrylated urethane. Use adequate ventilation (local exhaust) for all elevated temperature processes.

The package parameters are as follows:

Heat sink adhesive	AIEG-7655
IBM reference drawing	99F4869
Test socket	Yamaichi QFP-PO 0.5-240P
Signal	165
Power/ground	75
Total	240

### A.1 Package Environmental, Operation, Shipment, and Storage Requirements

The environmental, operation, shipment, and storage requirements are as follows:

- Make sure that the package is suitable for continuous operation under business office environments.
  - Operating environment: 10° C to 40° C, 8% to 80% relative humidity
  - Storage environment: 1° C to 60° C, up to 80% relative humidity
  - Shipping environment: 40° C to 60° C, 5% to 100% relative humidity
- This component is qualified to meet JEDEC moisture Class 2.

After expiration of shelf life, packages may be baked at 120° C (+10/–5° C) for 4 hours minimum and then be used or repackaged. Shelf life is as specified by JEDEC for moisture Class 2 components.

### A.2 Card Assembly Recommendations

This section provides recommendations for card assembly process. Follow these guidelines for card assembly.

- This component is supported for aqueous, IR, convection reflow, and vapor phase card assembly processes.
- The temperature of packages should not exceed 220° C for longer than 5 minutes.
- The package entering a cleaning cycle must not be exposed to temperature greater than that occurring during solder reflow or hot air exposure.
- It is not recommended to re-attach a package that is removed after card assembly.



During the card assembly process, no solvent can be used with the C4FP, and no more than 3 Kg of force must be applied normal to the top of the package prior to, during, or after card assembly. Other details of the card assembly process follow:


<b>Solder paste</b>	Either water soluble (for example, Alpha 1208) or no clean
<b>Solder stencil thickness</b>	0.152 mm
<b>Solder stencil aperture</b>	Width reduced to 0.03 mm from the board pad width
<b>Placement tool</b>	Panasonic MPA3 or equivalent
<b>Solder reflow</b>	Infrared, convection, or vapor phase
<b>Solder reflow profile</b>	<p>Infrared and/or convection</p> <ul style="list-style-type: none"> <li>• Average ramp-up—0.48 to 1.8° C/second</li> <li>• Time above 183° C—45 to 145 seconds</li> <li>• Minimum lead temperature—200° C</li> <li>• Maximum lead temperature—240° C</li> <li>• Maximum C4FP temperature—245° C</li> </ul> <p>Vapor phase</p> <ul style="list-style-type: none"> <li>• Preheat (board)—60° C to 150° C</li> <li>• Time above 183° C—60 to 145 seconds</li> <li>• Minimum lead temperature—200° C</li> <li>• Maximum C4FP temperature—220° C</li> <li>• Egress temperature—below 150° C</li> </ul>
<b>Clean after reflow</b>	<p>De-ionized (D.I.) water if water-soluble paste is used</p> <ul style="list-style-type: none"> <li>• Cleaner requirements—conveyorized, in-line</li> <li>• Minimum of four washing chambers <ul style="list-style-type: none"> <li>—Pre-clean chamber: top and bottom sprays, minimum top-side pressure of 25 psig, water temperature of 70° C minimum, dwell time of 24 seconds minimum, water is not re-used, water flow rate of 30 liters/minute.</li> <li>—Wash chamber #1: top and bottom sprays, minimum top-side pressure of 48 psig, minimum bottom-side pressure of 44 psig, water temperature of 62.5° C (<math>\pm 2.5^\circ</math> C), dwell time of 48 seconds minimum, water flow rate of 350 liters/minute.</li> <li>—Wash chamber #2: top and bottom sprays, minimum top-side pressure of 32 psig, minimum bottom-side pressure of 28 psig, water temperature of 72.5° C (<math>\pm 2.5^\circ</math> C), dwell time of 48 seconds minimum, water flow rate of 325 liters/minute.</li> <li>—Final rinse chamber: top and bottom sprays, minimum top-side pressure of 25 psig, water temperature of 72.5° C minimum, dwell time of 24 seconds minimum, water flow rate of 30 liters/minute.</li> </ul> </li> <li>• No cleaning required if “no clean solder paste” is used</li> </ul>
<b>Touch-up and repair</b>	Water soluble (for example, Kester 450) or No Clean Flux
<b>C4FP removal</b>	Hot air rework
<b>C4FP replace</b>	Hand solder

**PRELIMINARY**

**PRELIMINARY**

Information in this document is provided solely to enable system and software implementers to use PowerPC microprocessors. There are no express or implied copyright licenses granted hereunder to design or fabricate PowerPC integrated circuits or integrated circuits based on the information in this document.

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part.

Motorola and  are registered trademarks of Motorola, Inc. Mfax is a trademark of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

IBM is a trademark of International Business Machines Corporation.

The PowerPC name is a registered trademark and the PowerPC logotype and PowerPC 603 are trademarks of International Business Machines Corporation used by Motorola under license from International Business Machines Corporation.

FLOThERM is a registered trademark of Flomerics Ltd., UK.

**Motorola Literature Distribution Centers:**

**USA/EUROPE:** Motorola Literature Distribution; P.O. Box 5405; Denver, Colorado 80217; Tel.: 1-800-441-2447 or 1-303-675-2140;

World Wide Web Address: <http://ldc.nmd.com/>

**JAPAN:** Nippon Motorola Ltd SPD, Strategic Planning Office 4-32-1, Nishi-Gotanda Shinagawa-ku, Tokyo 141, Japan Tel.: 81-3-5487-8488

**ASIA/PACIFIC:** Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong; Tel.: 852-26629298

**Mfax™:** [RMFAX0@email.sps.mot.com](mailto:RMFAX0@email.sps.mot.com); TOUCHTONE 1-602-244-6609; US & Canada ONLY (800) 774-1848;

**World Wide Web Address:** <http://sps.motorola.com/mfax>

**INTERNET:** <http://motorola.com/sps>

**Technical Information:** Motorola Inc. SPS Customer Support Center 1-800-521-6274; electronic mail address: [crc@wmkmail.sps.mot.com](mailto:crc@wmkmail.sps.mot.com).

**Document Comments:** FAX (512) 891-2638, Attn: RISC Applications Engineering.

**World Wide Web Addresses:** <http://www.mot.com/SPS/PowerPC/>  
<http://www.mot.com/SPS/RISC/netcomm/>

MPE603E7VEC/D

