**User's Manual** 

# NEC

# V850ES/KG1

# **32-Bit Single-Chip Microcontrollers**

# Hardware

μPD703212
μPD703212(A)
μPD703212(A1)
μPD703212(A2)
μ <b>ΡD703212</b> Υ
μPD703212Y(A)
μPD703212Y(A1)
μ <b>PD703212Y(A2)</b>
μ <b>PD703213</b>
μPD703213(A)
μPD703213(A1)
μPD703213(A2)
μ <b>ΡD703213</b> Υ
μPD703213Y(A)
μPD703213Y(A) μPD703213Y(A1)
, , ,

μPD703214 μPD703214(A) μPD703214(A1) μPD703214(A2) μPD703214Y μPD703214Y(A) μPD703214Y(A) μPD703214Y(A2) μPD703215 μPD703215Y μPD70F3214 μPD70F3214(A) μPD70F3214Y μPD70F3214Y(A) μPD70F3214H μPD70F3214H μPD70F3215H μPD70F3215H

Document No. U16890EJ1V0UD00 (1st edition) Date Published April 2004 N CP(K)

© NEC Electronics Corporation 2004 Printed in Japan [MEMO]

# **1** VOLTAGE APPLICATION WAVEFORM AT INPUT PIN

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between  $V_{IL}$  (MAX) and  $V_{IH}$  (MIN) due to noise, etc., the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between  $V_{IL}$  (MAX) and  $V_{IH}$  (MIN).

# (2) HANDLING OF UNUSED INPUT PINS

Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is possible that an internal input level may be generated due to noise, etc., causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must be judged separately for each device and according to related specifications governing the device.

# **③** PRECAUTION AGAINST ESD

A strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it when it has occurred. Environmental control must be adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors should be grounded. The operator should be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with mounted semiconductor devices.

# **④** STATUS BEFORE INITIALIZATION

Power-on does not necessarily define the initial status of a MOS device. Immediately after the power source is turned ON, devices with reset functions have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. A device is not initialized until the reset signal is received. A reset operation must be executed immediately after power-on for devices with reset functions.

Purchase of NEC Electronics  $I^2C$  components conveys a license under the Philips  $I^2C$  Patent Rights to use these components in an  $I^2C$  system, provided that the system conforms to the  $I^2C$  Standard Specification as defined by Philips.

Caution: µPD70F3214H, 70F3214HY, 70F3215H, and 70F3215HY use SuperFlash<sup>™</sup> technology licensed from Silicon Storage Technology, Inc.

Windows and Windows NT are either registered trademarks or trademarks of Microsoft Corporation in the United States and/or other countries.

PC/AT is a trademark of International Business Machines Corporation.

SPARCstation is a trademark of SPARC International, Inc.

Solaris and SunOS are trademarks of Sun Microsystems, Inc.

SuperFlash is a registered trademark or trademark of Silicon Storage Technology, Inc. in several countries including the United States and Japan.

These commodities, technology or software, must be exported in accordance with the export administration regulations of the exporting country. Diversion contrary to the law of that country is prohibited.

- The information in this document is current as of March, 2004. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC Electronics data sheets or data books, etc., for the most up-to-date specifications of NEC Electronics products. Not all products and/or types are available in every country. Please check with an NEC Electronics sales representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Electronics. NEC Electronics assumes no responsibility for any errors that may appear in this document.
- NEC Electronics does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC Electronics products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Electronics or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of a customer's equipment shall be done under the full responsibility of the customer. NEC Electronics assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
- While NEC Electronics endeavors to enhance the quality, reliability and safety of NEC Electronics products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC Electronics products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment and anti-failure features.
- NEC Electronics products are classified into the following three quality grades: "Standard", "Special" and "Specific".

The "Specific" quality grade applies only to NEC Electronics products developed based on a customerdesignated "quality assurance program" for a specific application. The recommended applications of an NEC Electronics product depend on its quality grade, as indicated below. Customers must check the quality grade of each NEC Electronics product before using it in a particular application.

- "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots.
- "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support).
- "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC Electronics products is "Standard" unless otherwise expressly specified in NEC Electronics data sheets or data books, etc. If customers wish to use NEC Electronics products in applications not intended by NEC Electronics, they must contact an NEC Electronics sales representative in advance to determine NEC Electronics' willingness to support a given application.

(Note)

- (1) "NEC Electronics" as used in this statement means NEC Electronics Corporation and also includes its majority-owned subsidiaries.
- (2) "NEC Electronics products" means any product developed or manufactured by or for NEC Electronics (as defined above).

# **Regional Information**

Some information contained in this document may vary from country to country. Before using any NEC Electronics product in your application, please contact the NEC Electronics office in your country to obtain a list of authorized representatives and distributors. They will verify:

- · Device availability
- Ordering information
- · Product release schedule
- · Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

#### [GLOBAL SUPPORT] http://www.necel.com/en/support/support.html

NEC Electronics America, Inc. (U.S.) NEC Electronics (Europe) GmbH NEC Electronics Hong Kong Ltd. Duesseldorf, Germany Santa Clara, California Hona Kona Tel: 408-588-6000 Tel: 0211-65030 Tel: 2886-9318 800-366-9782 Sucursal en España NEC Electronics Hong Kong Ltd. Seoul Branch Madrid, Spain Tel: 091-504 27 87

- Succursale Française Vélizy-Villacoublay, France Tel: 01-30-67 58 00
- Filiale Italiana Milano, Italy Tel: 02-66 75 41
- Branch The Netherlands Eindhoven, The Netherlands Tel: 040-2445845
- Tyskland Filial Taeby, Sweden Tel: 08-63 80 820
- United Kingdom Branch Milton Kevnes, UK Tel: 01908-691-133

Seoul, Korea Tel: 02-558-3737

NEC Electronics Shanghai Ltd. Shanghai, P.R. China Tel: 021-5888-5400

**NEC Electronics Taiwan Ltd.** Taipei, Taiwan Tel: 02-2719-2377

**NEC Electronics Singapore Pte. Ltd.** Novena Square, Singapore Tel: 6253-8311

#### PREFACE

Readers		ign application system	o wish to understand the functions of the ms using these products.
	Standard products:	•	2Y, 703213, 703213Y, 703214, 703214Y, 70F3214, 70F3214H, 70F3214HY, 70F3214Y, HY
	<ul> <li>Special products:</li> </ul>	703214Y(A), 70F321 703213(A1), 703213	212Y(A), 703213(A), 703213Y(A), 703214(A), 4(A), 70F3214Y(A), 703212(A1), 703212Y(A1), Y(A1), 703214(A1), 703214Y(A1), 703212(A2). 3(A2), 703213Y(A2), 703214(A2), 703214Y(A2)
Purpose	This manual is intend V850ES/KG1 shown i	-	understanding of the hardware functions of the elow.
Organization	This manual is divided Architecture User's I	-	dware (this manual) and Architecture ( <b>V850ES</b>
	Hardware		Architecture
	Pin functions	-	Data types
	CPU function		Register set
	On-chip peripheral	functions	<ul> <li>Instruction format and instruction set</li> </ul>

- Flash memory programming
- Electrical specifications
- Instruction format and instruction set
- Interrupts and exceptions
- Pipeline operation

How to Read This Manual It is assumed that the readers of this manual have general knowledge in the fields of electrical engineering, logic circuits, and microcontrollers.

- Cautions 1. The application examples in this manual apply to "standard" quality grade products for general electronic systems. When using an example in this manual for an application that requires a "special" quality grade product, thoroughly evaluate the component and circuit to be actually used to see if they satisfy the special quality grade.
  - 2. When using this manual as a manual for a special grade product, read the part numbers as follows.

μPD703212	$\rightarrow$	μPD703212(A), 703212(A1), 703212(A2)
μPD703212Y	$\rightarrow$	μPD703212Y(A), 703212Y(A1), 703212Y(A2)
μPD703213	$\rightarrow$	μPD703213(A), 703213(A1), 703213(A2)
μPD703213Y	$\rightarrow$	μPD703213Y(A), 703213Y(A1), 703213Y(A2)
μPD703214	$\rightarrow$	μPD703214(A), 703214(A1), 703214(A2)
μPD703214Y	$\rightarrow$	μPD703214Y(A), 703214Y(A1), 703214Y(A2)
μPD70F3214	$\rightarrow$	μPD70F3214(A)
μPD70F3214Y	$\rightarrow$	μPD70F3214Y(A)

To find the details of a register where the name is known

 $\rightarrow$  Refer to **APPENDIX C REGISTER INDEX**.

To understand the details of an instruction function

 $\rightarrow$  Refer to the V850ES Architecture User's Manual.

Register format

→ The name of the bit whose number is in angle brackets (<>) in the figure of the register format of each register is defined as a reserved word in the device file.

To understand the overall functions of the V850ES/KG1

 $\rightarrow$  Read this manual according to the **CONTENTS**.

To know the electrical specifications of the V850ES/KG1

 $\rightarrow$  Refer to CHAPTER 28 ELECTRICAL SPECIFICATIONS (MASK ROM VERSION OF 256 KB AND SINGLE-POWER FLASH MEMORY VERSION) (TARGET), CHAPTER 29 ELECTRICAL SPECIFICATIONS (STANDARD PRODUCTS (MASK ROM VERSION OF 128 KB OR LESS AND TWO-POWER FLASH MEMORY VERSION), (A) GRADE PRODUCTS), CHAPTER 30 ELECTRICAL SPECIFICATIONS ((A1) GRADE PRODUCTS) (TARGET), and CHAPTER 31 ELECTRICAL SPECIFICATIONS ((A2) GRADE PRODUCTS) (TARGET).

The "yyy bit of the xxx register" is described as the "xxx.yyy bit" in this manual. Note with caution that if "xxx.yyy" is described as is in a program, however, the compiler/assembler cannot recognize it correctly.

Conventions	Data significance:	Higher digits on the left and lower digits on the right
	Active low representation	n: xxx (overscore over pin or signal name)
	Memory map address:	Higher addresses on the top and lower addresses on the bottom
	Note:	Footnote for item marked with Note in the text
	Caution:	Information requiring particular attention
	Remark:	Supplementary information
	Numeric representation:	Binary xxxx or xxxxB
		Decimal xxxx
		Hexadecimal xxxxH
	Prefix indicating power o	f 2 (address space, memory capacity):
		K (kilo): 2 <sup>10</sup> = 1,024
		M (mega): 2 <sup>20</sup> = 1,024 <sup>2</sup>
		G (giga): $2^{30} = 1,024^{3}$

# **Related Documents**

The related documents indicated in this publication may include preliminary versions. However, preliminary versions are not marked as such.

# Documents related to V850ES/KG1

Document Name	Document No.
V850ES Architecture User's Manual	U15943E
V850ES/KG1 Hardware User's Manual	This manual
V850ES/Kx1, V850ES/Kx1+ On-chip Debug User's Manual	U16972E

# Documents related to development tools (user's manuals)

Document Name		Document No.
IE-V850ES-G1 (In-Circuit Emulator)	U16313E	
IE-703214-G1-EM1 (In-Circuit Emulator Option	Board)	U16594E
CA850 Ver. 2.50 C Compiler Package	Operation	U16053E
	C Language	U16054E
	Assembly Language	U16042E
PM plus Ver. 5.20		U16934E
ID850 Ver. 2.50 Integrated Debugger	Operation	U16217E
ID850QB Ver. 2.80 Integrated Debugger	Operation	U16973E
SM850 Ver. 2.40 System Simulator	Operation	U15182E
SM850 Ver. 2.00 or Later System Simulator	External Part User Open Interface Specifications	U14873E
SM plus Ver. 1.00 System Simulator	Operation	U16906E
	User Open Interface	U16907E
RX850 Ver. 3.13 or Later Real-Time OS	Basics	U13430E
	Installation	U13410E
	Technical	U13431E
RX850 Pro Ver. 3.15 Real-Time OS	Basics	U13773E
	Installation	U13774E
	Technical	U13772E
RD850 Ver. 3.01 Task Debugger		U13737E
RD850 Pro Ver. 3.01 Task Debugger		U13916E
AZ850 Ver. 3.20 System Performance Analyz	er	U14410E
PG-FP3 Flash Memory Programmer		U13502E
PG-FP4 Flash Memory Programmer		U15260E

# CONTENTS

CHAPTI	ER 1 INTRODUCTION	18
1.1	K1 Family Product Lineup	
	1.1.1 V850ES/Kx1+, V850ES/Kx1 products lineup	
	1.1.2 78K0/Kx1+, 78K0/Kx1 products lineup	21
1.2	Features	24
1.3	Applications	25
1.4	Ordering Information	
1.5	Pin Configuration (Top View)	
1.6	Function Block Configuration	
1.7	Overview of Functions	39
СНАРТІ	ER 2 PIN FUNCTIONS	
2.1	List of Pin Functions	
2.1	Pin Status	
2.2	Pin I/O Circuits and Recommended Connection of Unused Pins	
2.4	Pin I/O Circuits	
CHAPTI	ER 3 CPU FUNCTIONS	54
3.1	Features	54
3.2	CPU Register Set	55
	3.2.1 Program register set	56
	3.2.2 System register set	57
3.3	Operating Modes	63
3.4	Address Space	64
	3.4.1 CPU address space	64
	3.4.2 Wraparound of CPU address space	
	3.4.3 Memory map	
	3.4.4 Areas	
	3.4.5 Recommended use of address space	
	3.4.6 Peripheral I/O registers	
	3.4.7 Special registers	
	3.4.8 Cautions	89
СНАРТІ	ER 4 PORT FUNCTIONS	
4.1	Features	93
4.2	Basic Port Configuration	
4.3	Port Configuration	
	4.3.1 Port 0	
	4.3.2 Port 1	
	4.3.3 Port 3	-
	4.3.4 Port 4	
	4.3.5 Port 5	
	4.3.6 Port 7	
	4.3.7 Port 9	
	4.3.8 Port CM	

	4.3.9	Port CS	125
	4.3.10	Port CT	127
	4.3.11	Port DH	129
	4.3.12	Port DL	131
4.4	Block	Diagrams	
4.5	Port R	Register Setting When Alternate Function Is Used	
4.6	Cautio	ons	166
	4.6.1	Cautions on bit manipulation instruction for port n register (Pn)	166
	4.6.2	Hysteresis characteristics	167
СНАРТІ	ER 5 8	BUS CONTROL FUNCTION	168
5.1	Featu	res	
5.2	Bus C	control Pins	
	5.2.1	Pin status when internal ROM, internal RAM, or on-chip peripheral I/O is accessed	170
	5.2.2	Pin status in each operation mode	170
5.3	Memo	ry Block Function	
	5.3.1	Chip select control function	172
5.4	Exterr	nal Bus Interface Mode Control Function	
5.5	Bus A	ccess	173
	5.5.1	Number of clocks for access	173
	5.5.2	Bus size setting function	173
	5.5.3	Access by bus size	174
5.6	Wait F	unction	
	5.6.1	Programmable wait function	181
	5.6.2	External wait function	182
	5.6.3	Relationship between programmable wait and external wait	183
	5.6.4	Programmable address wait function	184
5.7	Idle St	tate Insertion Function	
5.8	Bus H	old Function	
	5.8.1	Functional outline	186
	5.8.2	Bus hold procedure	187
	5.8.3	Operation in power save mode	187
5.9	Bus P	riority	
5.10		iming	
5.11	Cautio	ons	195
			100
		CLOCK GENERATION FUNCTION	
6.1		iew	
6.2		guration	
6.3	-	ters	
6.4	Opera	tion	
	6.4.1	Operation of each clock	
	6.4.2	Clock output function	203
	6.4.3	External clock input function	
6.5	PLL F	unction	
	6.5.1	Overview	
	6.5.2	Register	204
	6.5.3	Usage	205

СНАРТ	ER 7 16-BIT TIMER/EVENT COUNTER P (TMP)	
7.1	Overview	206
7.2	Functions	
7.3	Configuration	
7.4	Registers	
7.5	Operation	
	7.5.1 Interval timer mode (TP0MD2 to TP0MD0 bits = 000)	
	7.5.2 External event count mode (TP0MD2 to TP0MD0 bits = 001)	231
	7.5.3 External trigger pulse output mode (TP0MD2 to TP0MD0 bits = 01	0)239
	7.5.4 One-shot pulse output mode (TP0MD2 to TP0MD0 bits = 011)	251
	7.5.5 PWM output mode (TP0MD2 to TP0MD0 bits = 100)	
	7.5.6 Free-running timer mode (TP0MD2 to TP0MD0 bits = 101)	
	7.5.7 Pulse width measurement mode (TP0MD2 to TP0MD0 bits = 110)	
	7.5.8 Timer output operations	
7.6	Eliminating Noise on Capture Trigger Input Pin (TIP0a)	
7.7	Cautions	293
СНАРТ	ER 8 16-BIT TIMER/EVENT COUNTER 0	294
	Functions	
8.1 8.2	Configuration	
o.z 8.3	Registers	
8.4	Operation	
0.4	8.4.1 Operation as interval timer	
	8.4.2 PPG output operation	
	8.4.3 Pulse width measurement	
	8.4.4 Operation as external event counter	
	8.4.5 Square-wave output operation	
	8.4.6 One-shot pulse output operation	
	8.4.7 Cautions	
СНАРТ	ER 9 8-BIT TIMER/EVENT COUNTER 5	330
9.2	Functions Configuration	
9.3	Registers	
9.4	Operation	
••••	9.4.1 Operation as interval timer	
	9.4.2 Operation as external event counter	
	9.4.3 Square-wave output operation	
	9.4.4 8-bit PWM output operation	
	9.4.5 Operation as interval timer (16 bits)	
	9.4.6 Operation as external event counter (16 bits)	
	9.4.7 Square-wave output operation (16-bit resolution)	
	9.4.8 Cautions	
СНАРТ	ER 10 8-BIT TIMER H	
10.1	Functions	
10.2	Configuration	
10.3	5	
	-	

10.4	Opera	ition	
	10.4.1	Operation as interval timer/square wave output	
	10.4.2	PWM output mode operation	369
	10.4.3	Carrier generator mode operation	
СНАРТЕ	ER 11	INTERVAL TIMER, WATCH TIMER	
11.1		al Timer BRG	
	11.1.1	Functions	
	11.1.2	Configuration	
	11.1.3	Registers	
	11.1.4	Operation	
11.2	Watcl	1 Timer	
	11.2.1	Functions	
	11.2.2	Configuration	
	11.2.3	Registers	
	11.2.4	Operation	390
11.3	Cauti	ons	392
СНАРТ	-R 12	WATCHDOG TIMER FUNCTIONS	393
12.1		ndog Timer 1	
12.1	12.1.1	Functions	
	12.1.1	Configuration	
	12.1.3	Registers	
	12.1.3	-	
12.2		ndog Timer 2	
	12.2.1	Functions	
	12.2.2	Configuration	
	12.2.3	Registers	
	12.2.4	•	
	-0 10	DEAL TIME OUTDUT FUNCTION (DTO)	402
		REAL-TIME OUTPUT FUNCTION (RTO)	
13.1		ion	
13.2		guration	
13.3	•	ters	
13.4	•	ition	
13.5	-	۶ ۹	
13.6 13.7		ons ity Function	
Ton	ooou		
СНАРТЕ	ER 14	A/D CONVERTER	411
14.1		ion	
14.2		guration	
14.3	•	ters	
14.4	•	ition	
		Basic operation	
		A/D conversion operation	
		Power fail monitoring function	
14.5	Cauti	ons	424

14.6	How to Read A/D Converter Characteristics Table	429
СНАРТЕ	R 15 D/A CONVERTER	433
15.1	Functions	433
15.2	Configuration	434
15.3	Registers	
15.4	Operation	436
	15.4.1 Operation in normal mode	436
	15.4.2 Operation in real-time output mode	436
	15.4.3 Cautions	
СНАРТЕ	R 16 ASYNCHRONOUS SERIAL INTERFACE (UART)	438
16.1	Features	438
16.2	Configuration	439
16.3	Registers	441
16.4	Interrupt Requests	446
16.5	Operation	447
	16.5.1 Data format	447
	16.5.2 Transmit operation	
	16.5.3 Continuous transmission operation	450
	16.5.4 Receive operation	454
	16.5.5 Reception error	
	16.5.6 Parity types and corresponding operation	
	16.5.7 Receive data noise filter	458
16.6	Dedicated Baud Rate Generator n (BRGn)	459
	16.6.1 Baud rate generator n (BRGn) configuration	
	16.6.2 Serial clock generation	
	16.6.3 Baud rate setting example	
	16.6.4 Allowable baud rate range during reception	
	16.6.5 Transfer rate during continuous transmission	
16.7	Cautions	466
СНАРТЕ	R 17 CLOCKED SERIAL INTERFACE 0 (CSI0)	467
17.1	Features	
17.2	Configuration	
17.3	Registers	
17.4	Operation	
	17.4.1 Transmission/reception completion interrupt request signal (INTCSI0n)	
	17.4.2 Single transfer mode	
	17.4.3 Continuous transfer mode	
17.5	Output Pins	
СНАРТЕ	R 18 CLOCKED SERIAL INTERFACE A (CSIA) WITH AUTOMATIC	
	TRANSMIT/RECEIVE FUNCTION	494
18.1	Functions	494
18.2	Configuration	
18.3	Registers	
18.4	Operation	

	18.4.1 3-wire serial I/O mode	506
	18.4.2 3-wire serial I/O mode with automatic transmit/receive function	510
СНАРТ	ER 19 I <sup>2</sup> C BUS	526
19.1	Features	
19.2	Configuration	
19.3 19.4	Registers	
19.4	Functions	
19.5	19.4.1 Pin configuration	
19.5		
	19.5.1 Start condition	
	19.5.3 Transfer direction specification	
	19.5.4 Acknowledge signal (ACK)	
	19.5.5 Stop condition	
10.0	19.5.6 Wait signal (WAIT)	
19.6	I <sup>2</sup> C Interrupt Request Signal (INTIIC0)	
	19.6.1 Master device operation	
	19.6.2 Slave device operation (when receiving slave address data (match with address))	
	19.6.3 Slave device operation (when receiving extension code)	
	19.6.4 Operation without communication	
	19.6.5 Arbitration loss operation (operation as slave after arbitration loss)	
10.7	19.6.6 Operation when arbitration loss occurs (no communication after arbitration loss)	
19.7	Interrupt Request Signal (INTIIC0) Generation Timing and Wait Control	
19.8 19.9	Address Match Detection Method	
	Extension Code	
	Arbitration Wakeup Function	
	Communication Reservation	
19.13		
	19.13.1 When communication reservation function is enabled (IICF0.IICRSV0 bit = 0)	
10.14	19.13.2 When communication reservation function is disabled (IICF0.IICRSV0 bit = 1)	
	Communication Operations	
19.15	19.15.1 Master operation 1	
	19.15.2 Master operation 2	
	•	
19.16	19.15.3 Slave operation Timing of Data Communication	
	-	
СНАРТЕ	ER 20 INTERRUPT/EXCEPTION PROCESSING FUNCTION	
20.1	Overview	
	20.1.1 Features	
20.2	Non-Maskable Interrupts	
	20.2.1 Operation	
	20.2.2 Restore	
00.0	20.2.3 NP flag	
20.3	Maskable Interrupts	
	20.3.1 Operation	599


	20.3.3	Restore Priorities of maskable interrupts	
	20.3.4	Interrupt control register (xxICn)	
	20.3.4	Interrupt control register (XXCH)	
	20.3.6	In-service priority register (ISPR)	
	20.3.0	ID flag	
		Watchdog timer mode register 1 (WDTM1)	
00.4	20.3.8		
20.4		al Interrupt Request Input Pins (NMI, INTP0 to INTP6)	
	20.4.1	Noise elimination	
		Edge detection	
20.5		are Exceptions	
	20.5.1	Operation	
	20.5.2	Restore	
		EP flag	
20.6	Excep	tion Trap	
	20.6.1	Illegal opcode	619
		Debug trap	
20.7	Multip	le Interrupt Servicing Control	623
20.8	Interru	ıpt Response Time	625
20.9	Period	Is in Which Interrupts Are Not Acknowledged by CPU	626
20.10	Cautio	ns	626
CHAPT	ER 21	KEY INTERRUPT FUNCTION	627
21.1	Functi	on	627
21.2	Regist	er	628
21.2	Regist		628
	Ū		
	ER 22	er	629
CHAPT	ER 22 Overv	STANDBY FUNCTION	629
CHAPT 22.1	ER 22 Overv Regist	er STANDBY FUNCTION	629 629 632
CHAPT 22.1 22.2	ER 22 Overv Regist	er STANDBY FUNCTION iew ers Mode	629 
CHAPT 22.1 22.2	ER 22 Overv Regist HALT 22.3.1	STANDBY FUNCTION iew ters	
CHAPT 22.1 22.2	ER 22 Overv Regist HALT 22.3.1 22.3.2	er STANDBY FUNCTION iew ers Mode	
CHAPT 22.1 22.2 22.3	ER 22 Overv Regist HALT 22.3.1 22.3.2	STANDBY FUNCTION iew	
CHAPT 22.1 22.2 22.3	ER 22 Overv Regist HALT 22.3.1 22.3.2 IDLE I	STANDBY FUNCTION	
CHAPT 22.1 22.2 22.3	ER 22 Overv Regist HALT 22.3.1 22.3.2 IDLE I 22.4.1 22.4.2	STANDBY FUNCTION iew 	
CHAPTI 22.1 22.2 22.3 22.4	ER 22 Overv Regist HALT 22.3.1 22.3.2 IDLE I 22.4.1 22.4.2 STOP	STANDBY FUNCTION iew	
CHAPTI 22.1 22.2 22.3 22.4	ER 22 Overv Regist HALT 22.3.1 22.3.2 IDLE I 22.4.1 22.4.2 STOP 22.5.1	STANDBY FUNCTION	
CHAPTI 22.1 22.2 22.3 22.4	ER 22 Overv Regist HALT 22.3.1 22.3.2 IDLE I 22.4.1 22.4.2 STOP 22.5.1 22.5.2	STANDBY FUNCTION iew ters Mode Setting and operation status Releasing HALT mode Node Setting and operation status Releasing IDLE mode Mode Setting and operation status Releasing STOP mode	
CHAPTI 22.1 22.2 22.3 22.4 22.5	ER 22 Overv Regist HALT 22.3.1 22.3.2 IDLE I 22.4.1 22.4.1 22.4.2 STOP 22.5.1 22.5.2 22.5.3	STANDBY FUNCTION iew	
CHAPTI 22.1 22.2 22.3 22.4	ER 22 Overv Regist HALT 22.3.1 22.3.2 IDLE I 22.4.1 22.4.2 STOP 22.5.1 22.5.1 22.5.2 22.5.3 Subcle	STANDBY FUNCTION iew	
CHAPTI 22.1 22.2 22.3 22.4 22.5	ER 22 Overv Regist HALT 22.3.1 22.3.2 IDLE I 22.4.1 22.4.2 STOP 22.5.1 22.5.2 22.5.3 Subcle 22.6.1	STANDBY FUNCTION	
CHAPTI 22.1 22.2 22.3 22.4 22.5 22.5	ER 22 Overv Regist HALT 22.3.1 22.3.2 IDLE I 22.4.1 22.4.1 22.4.2 STOP 22.5.1 22.5.2 22.5.3 Subcl 22.6.1 22.6.2	STANDBY FUNCTION iew ters Mode Setting and operation status Releasing HALT mode Mode Setting and operation status Releasing IDLE mode Mode Setting and operation status Releasing STOP mode Securing oscillation stabilization time when STOP mode is released Setting and operation status Releasing and operation status Releasing subclock operation mode Releasing subclock operation mode	
CHAPTI 22.1 22.2 22.3 22.4 22.5	ER 22 Overv Regist HALT 22.3.1 22.3.2 IDLE I 22.4.1 22.4.2 STOP 22.5.1 22.5.2 22.5.3 Subcle 22.6.1 22.6.2 Sub-II	STANDBY FUNCTION iew Mode Sets Mode Setting and operation status Releasing HALT mode Mode Setting and operation status Releasing IDLE mode Setting and operation status Releasing STOP mode Securing oscillation stabilization time when STOP mode is released DCK Operation Mode Setting and operation status Releasing subclock operation mode DLE Mode	
CHAPTI 22.1 22.2 22.3 22.4 22.5 22.5	ER 22 Overv Regisi HALT 22.3.1 22.3.2 IDLE I 22.4.1 22.4.2 STOP 22.5.1 22.5.2 22.5.3 Subcle 22.6.1 22.6.1 22.6.2 Sub-IE 22.7.1	STANDBY FUNCTION iew	629 632 635 635 635 635 637 637 637 637 639 639 639 639 641 642 642 642 642 644
CHAPTI 22.1 22.2 22.3 22.4 22.5 22.5	ER 22 Overv Regisi HALT 22.3.1 22.3.2 IDLE I 22.4.1 22.4.2 STOP 22.5.1 22.5.2 22.5.3 Subcle 22.6.1 22.6.1 22.6.2 Sub-IE 22.7.1	STANDBY FUNCTION iew Mode Sets Mode Setting and operation status Releasing HALT mode Mode Setting and operation status Releasing IDLE mode Setting and operation status Releasing STOP mode Securing oscillation stabilization time when STOP mode is released DCK Operation Mode Setting and operation status Releasing subclock operation mode DLE Mode	629 632 635 635 635 635 637 637 637 637 639 639 639 639 641 642 642 642 642 644
CHAPTI 22.1 22.2 22.3 22.4 22.5 22.6 22.7	ER 22 Overv Regist HALT 22.3.1 22.3.2 IDLE I 22.4.1 22.4.2 STOP 22.5.1 22.5.2 22.5.3 Subcle 22.6.1 22.6.2 Sub-II 22.7.1 22.7.2	STANDBY FUNCTION	
CHAPTI 22.1 22.2 22.3 22.4 22.5 22.6 22.7	ER 22 Overv Regist HALT 22.3.1 22.3.2 IDLE I 22.4.1 22.4.1 22.4.2 STOP 22.5.1 22.5.2 22.5.3 Subcle 22.6.1 22.6.2 Sub-II 22.7.1 22.7.2 ER 23	STANDBY FUNCTION iew	

23.2	Configuration	
23.3	Operation	
CHAPTE	ER 24 REGULATOR	650
24.1	Overview	650
24.2	Operation	
	·	
CHAPTE	ER 25 ROM CORRECTION FUNCTION	652
25.1	Overview	
25.2	Registers	653
25.3	ROM Correction Operation and Program Flow	
CHAPTE	ER 26 FLASH MEMORY (SINGLE POWER)	656
26.1	Features	656
26.2	Memory Configuration	
26.3	Functional Outline	
26.4	Rewriting by Dedicated Flash Programmer	
	26.4.1 Programming environment	660
	26.4.2 Communication mode	661
	26.4.3 Flash memory control	668
	26.4.4 Selection of communication mode	669
	26.4.5 Communication commands	670
	26.4.6 Pin connection	671
26.5	Rewriting by Self Programming	
	26.5.1 Overview	676
	26.5.2 Features	677
	26.5.3 Standard self programming flow	678
	26.5.4 Flash functions	679
	26.5.5 Pin processing	679
	26.5.6 Internal resources used	680
CHAPTE	ER 27 FLASH MEMORY (TWO POWER)	681
27.1	Features	
27.2	Writing with Flash Programmer	
27.3	Programming Environment	
27.4	Communication Mode	
27.5	Pin Processing	
	27.5.1 VPP pin	691
	27.5.2 Serial interface pins	692
	27.5.3 RESET pin	694
	27.5.4 Port pins	694
	27.5.5 Other signal pins	694
	27.5.6 Power supply	694
27.6	Programming Method	
	27.6.1 Controlling flash memory	695
	27.6.2 Flash memory programming mode	696
	27.6.3 Selecting communication mode	696
	27.6.4 Communication commands	697

CHAPTE	ER 28	ELECTRICAL SPECIFICATIONS (256 KB MASK ROM VERSION, SINGLE- POWER FLASH MEMORY VERSION) (TARGET)	698
СНАРТЕ	ER 29	ELECTRICAL SPECIFICATIONS (STANDARD PRODUCTS (MASK ROM VERSION OF 128 KB OR LESS AND TWO-POWER FLASH MEMORY	746
		VERSION), (A) GRADE PRODUCTS)	
СНАРТЕ	R 30	ELECTRICAL SPECIFICATIONS ((A1) GRADE PRODUCTS)	793
СНАРТЕ	R 31	ELECTRICAL SPECIFICATIONS ((A2) GRADE PRODUCTS)	814
СНАРТЕ	R 32	PACKAGE DRAWINGS	835
СНАРТЕ	R 33	RECOMMENDED SOLDERING CONDITIONS	837
APPEND	DIX A	DEVELOPMENT TOOLS	839
A.1	Softw	are Package	. 841
A.2	Langu	age Processing Software	. 841
A.3	Contr	ol Software	. 841
A.4	Debug	gging Tools (Hardware)	. 842
	A.4.1	When using in-circuit emulator IE-V850ES-G1	842
	A.4.2	When using in-circuit emulator IE-V850ESK1-ET	842
	A.4.3	When using in-circuit emulator QB-V850ESKX1H	
A.5	Debug	gging Tools (Software)	. 843
A.6		dded Software	
A.7	Flash	Memory Writing Tools	. 844
APPEND	ых в	INSTRUCTION SET LIST	845
B.1	Conve	entions	. 845
B.2		ction Set (in Alphabetical Order)	
APPEND	DIX C	REGISTER INDEX	855
APPEND	DIX D	REVISION HISTORY	861
D.1	Modif	ications from Document Number U15862EJ4V1UD00	. 861

# 1.1 K1 Family Product Lineup

#### 1.1.1 V850ES/Kx1+, V850ES/Kx1 products lineup



	Product Name	V850E	V8	350ES/KF	<sup>:</sup> 1+	V8	50ES/KG	i1+	V850ES/KJ1+				
Number o	f pins	64 p		80 pins			100 pins		144 pins				
Internal	Mask ROM	128	-	_	256	-	-	256	_	-	-		
memory	Flash memory	_	128	128	_	256	128	_	256	128	256		
(KB)	RAM	4	1	6	1	2	6	1	6	6	16		
Supply vo		2.7 to 5.5 V											
	instruction execution time	50 ns @20 MHz											
Clock	X1 input	2 to 10 MHz											
Clock	Subclock		32.768 kHz										
	Ring-OSC	240 kHz (TY	P.)										
Port	CMOS input	8	/	8			8			16			
	CMOS I/O	43	59			76			112				
	N-ch open-drain I/O	2		2			4			6			
Timer	16-bit (TMP)	 1 ch		1 ch			1 ch			1 ch			
	16-bit (TM0)	1 ch	2 ch			4 ch			6 ch				
	8-bit (TM5)	2 ch	2 ch			2 ch			2 ch				
	8-bit (TMH)	2 ch	2 ch			2 ch			2 ch				
	Interval timer	1 ch					1 ch			1 ch			
	Watch	1 ch	1 ch 1 ch			1 ch			1 ch				
	WDT1	1 ch	1 ch			1 ch			1 ch				
	WDT2	1 ch	1 ch			1 ch			1 ch				
RTO	1012	6 bits × 1 ch		6 bits ×	1 ch		6 bits ×	1 ch		6 bits × 2 ch			
Serial	CSI	2 ch				2 ch				3 ch			
interface	Automatic transmit/receive 3-wire CSI	-		1 ch			2 ch 2 ch			2 ch			
	UART	1 ch		1 ch			2 ch			2 ch			
	UART supporting LIN-bus	1 ch		1 ch			1 ch			1 ch			
	I <sup>2</sup> C <sup>Note</sup>	1 ch		1 ch			1 ch			2 ch			
External	Address space	-	_	128 KB			3 MB			15 MB			
bus	Address bus	-	_	16 bits			22 bits			24 bits			
	Mode	-	-	Multiple	x only		Multiple	x/separat					
DMA cont	roller	-	_		_		4 ch			4 ch			
10-bit A/D	converter	8 ch		8 ch			8 ch			16 ch			
8-bit D/A d	converter	-	_		_		2 ch			2 ch			
Interrupt	External	9		9			9			9			
·	Internal	27		30			42			48			
Key return	input	8 ch		8 ch			8 ch			8 ch			
Reset	RESET pin	Provided											
	POC	2.7 V or less	fixed										
	LVI			5 V/3.7 V/3	3.9 V/4.1	V/4.3 V ±	0.2 V (se	lectable b	y softwa	re)			
	Clock monitor	3.1 V/3.3 V ±0.15 V or 3.5 V/3.7 V/3.9 V/4.1 V/4.3 V ±0.2 V (selectable by software) Provided (monitor by Ring-OSC)											
	WDT1	Provided	.,	/									
	WDT2	Provided											
ROM corr		4								None			
Regulator		4 None Provided											
Standby fu			STOP/sub-ID	1	~								
	ambient temperature	$T_A = -40$ to +											
operating	ampient temperature	1 + 0 10 +	00 0										

The function list of the V850ES/Kx1+ is shown below.


**Note** Only in products with an I<sup>2</sup>C bus (Y products). For the product name, refer to each user's manual.

The function list of the V850ES/Kx1 is shown below.

	Product Name	V850E	S/KE1		V850ES/KF1					V85	50ES/	KG1		V850ES/KJ1			
Number of	pins	64 (	pins		ε	80 pin	s			1	00 pir	ns		144 pins			
Internal memory	Mask ROM	128	_	64/ 96	128	-	256	-	64/ 96	128	-	256	-	96/ 128	-	-	
(KB)	Flash memory	-	128	-	-	128	-	256	-	-	128	-	256	-	128	256	
	RAM	2	1	4	(	6	1	12	4		6	1	6		6	16	
Supply vol	tage	2.7 to 5.5 V															
Minimum i	nstruction execution time	50 ns @20 N	ЛНz														
Clock	X1 input	2 to 10 MHz															
	Subclock	32.768 kHz															
	Ring-OSC			-					-					1			
Port	CMOS input	8		8					8					16			
	CMOS I/O	43	59					76					112				
	N-ch open-drain I/O	2		2					4					6		1	
Timer	16-bit (TMP)	1 ch			-		1 ch	۱		-		1 ch	ı	-		1 ch	
	16-bit (TM0)	1 ch	2 ch					4 cł	ı				6 ch				
	8-bit (TM5)	2 ch	2 ch					2 cł	۱				2 ch				
	8-bit (TMH)	2 ch	2 ch					2 cł	۱				2 ch				
	Interval timer	1 ch	1 ch					1 ch	۱				1 ch				
	Watch	1 ch	1 ch					1 ch					1 ch				
	WDT1	1 ch	1 ch					1 ch					1 ch				
	WDT2	1 ch		1 ch					1 ch					1 ch			
RTO		6 bits $ imes$ 1 ch	6 bits × 1 ch					6 bits $\times$ 1 ch					6 bits × 2 ch				
Serial	CSI	2 ch	2 ch					2 ch					3 ch				
interface	Automatic transmit/receive 3-wire CSI	-			1 ch					2 ch					2 ch		
	UART	2 ch		2 ch					2 ch					3 ch			
	UART supporting LIN-bus	-	-	-					-					-			
	I <sup>2</sup> C <sup>Note</sup>	1 ch		1 ch					1 cł	1 ch					2 ch		
External	Address space	-	-	128	KB				3 MB					15 MB			
bus	Address bus	-	-	16 b	oits				22 k	22 bits					24 bits		
	Mode	-	-	Multiplex only					Multiplex/separate					-			
DMA contr	oller	-	-			-					-				-		
10-bit A/D	converter	8 ch		8 ch					8 ch	ı				16 ch			
8-bit D/A c	onverter	-	-			-			2 cł	ı				2 ch			
Interrupt	External	8		8					8					8			
	Internal	26		26			29		31			34		40		43	
Key return	input	8 ch		8 ch	l				8 ch	۱				8 ch			
Reset	RESET pin	Provided															
	POC	None															
	LVI	None															
	Clock monitor	None															
	WDT1	Provided															
	WDT2	Provided															
ROM corre	ection	4															
Regulator		None		Prov	/ided												
Standby fu	Inction	HALT/IDLE/	STOP/sub-ID	LE mo	ode												
Operating	ambient temperature	$T_{A} = -40$ to +	-85°C														

**Note** Only in products with an I<sup>2</sup>C bus (Y products). For the product name, refer to each user's manual.

#### 1.1.2 78K0/Kx1+, 78K0/Kx1 products lineup



The function list of the 78K0/Kx1+ is shown below.

Item	Product Name	78K0/	/KB1+	78K0	/KC1+	78K0/	/KD1+	78K0/KE1+			78K0/KF1+		
Number of	fpins	30 pins		44 pins		52 pins		64 pins	6		80 pins		
Internal memory	Flash memory	8 K	16 K/24 K	16 K	24 K/32 K	16 K	24 K/32 K	16 K	24 K/ 32 K	48 K/ 60 K	60 K		
(byte)	RAM	512	768	512	1 K	512	1 K	512	1 K	2 K	2K		
Supply vo	ltage	$V_{DD} = 2.7 t$	V <sub>DD</sub> = 2.7 to 5.5 V										
Minimum instruction execution time		0.125 $\mu$ s (16 MHz, when V <sub>DD</sub> = 4.0 to 5.5 V) 0.24 $\mu$ s (8.38 MHz, when V <sub>DD</sub> = 3.3 to 5.5 V) 0.4 $\mu$ s (5 MHz, when V <sub>DD</sub> = 2.7 to 5.5 V)											
Clock	X1 input	2 to 16 MH	Ηz			n							
	RC	3 to 4 MH	z (V <sub>DD</sub> = 2.7	to 5.5 V)					-				
	Sub	-	_	32.768 kH	lz								
	Ring-OSC	240 kHz (	TYP.)										
Port	CMOS I/O	17		19		26		38			54		
	CMOS input	4		8									
	CMOS output	1											
	N-ch open-drain I/O	-	-	4									
Timer	16-bit (TM0)	1 ch	ch 2 ch										
8-bit (TM5) 2 ch													
	8-bit (TMH)	1 ch		2 ch									
	Watch	-	_	1 ch									
	WDT	1 ch					-						
Serial	3-wire CSI <sup>Note</sup>	1 ch					2 ch						
interface	Automatic transmit/ receive 3-wire CSI					-					1 ch		
		-	– 1 ch										
	UART supporting LIN-bus	1 ch											
10-bit A/D	converter	4 ch		8 ch									
Interrupt	External	6		7		8		9			9		
	Internal	11	12	15		15		16	19		20		
Key return	input	-	-	4 ch		8 ch							
Reset	RESET pin	Provided											
	POC	2.1 V ±0.1	V (detectio	n voltage fix	ked)								
	LVI	2.35 V/2.6	V/2.85 V/3	.1 V/3.3 V ±	0.15 V/3.5 \	//3.7 V/3.9 \	//4.1 V/4.3	V ±0.2 \	/ (select	able by	software)		
	Clock monitor	Provided											
	WDT	Provided											
Clock outp	out/buzzer output	- Clock output only Provided											
External b	us interface					_					Provided		
Multiplier/o	divider				_			16 bits	s  imes 16 bi	its, 32 b	its ÷ 16 bits		
ROM corre	ection				-					Provided	-		
Self progra	amming function	Provided											
On-chip de	ebug function	Function p	provided only	y in <i>µ</i> PD78F	F0114HD, 7	8F0124HD,	78F0138HI	D, and 7	'8F0148	HD			
Standby fu	unction	HALT/STO	OP mode										
Operating	ambient temperature	-40 to +85	5°C										

**Note** If the pin is an alternate-function pin, either function is selected for use.

#### The function list of the 78K0/Kx1 is shown below.

Product Name		7	3K0/KE	31	78K0/KC1			7	78K0/KD1			78K0/KE1					78K0/KF1	
Number of	f pins		30 pins	;		44 pin	s		52 pins	5			64 pins	5			80 pins	6
Internal	Mask ROM	8 K	16 K/	-		24 K/			24 K/	-	8 K/	24 K/	-	48 K/	-	24 K/	48 K/	-
memory			24 K		16 K	32 K		16 K	32 K		16 K	32 K		60 K		32 K	60 K	
(byte)	Flash memory	-	-	24 K			32 K		-	32 K		-	32 K	-	60 K		-	60 ŀ
	RAM	512	76	68	512	1	К	512	1	К	512	1	к	2	к	1 K	2	К
Supply vol	Itage		V <sub>DD</sub> = 2.7 to 5.5 V															
Minimum i time	instruction execution	0.24 µ	s (10 MH s (8.38 I s (5 MHz	MHz, wl	hen Voo	= 3.3 to	5.5 V)	0.2 μ 0.24 ,	s (10 M <i>u</i> s (8.3	conneo 1Hz, wł 8 MHz, Hz, whe	nen V⊡ , when	o = 4.0 t V <sub>DD</sub> = 3	3.3 to 5	.5 V)				
Clock	X1 input								2 t	to 10 M	lHz							
	Sub		– 32.768 kHz															
	RC		_															
	Ring-OSC		240 kHz															
Port	CMOS I/O		17			19			26				38				54	
	CMOS input		4 8															
	CMOS output									1								
	N-ch open-drain I/O		_									4						
Timer	16-bit (TM0)					1	ch									1 ch	2	ch
	8-bit (TM5)	1 ch									2 ch							
	8-bit (TMH)		2 ch															
	Watch		– 1 ch															
	WDT	1 ch																
Serial	3-wire CSI <sup>Note</sup>		1 ch 2 ch 1 ch 2 c										ch					
interface	Automatic transmit/ receive 3-wire CSI												1 ch					
		-	– 1 ch															
	UART supporting LIN-bus									1 ch								
10-bit A/D	converter		4 ch								8	ch						
Interrupt	External		6			7			8				9				9	
	Internal	11	1	2			1	5			16		1	9		17	2	20
Key return	input		-			4 ch							8 ch					
Reset	RESET pin								F	Provide	d							
	POC					2.85	V ±0.15	5 V/3.5	V ±0.2	0 V (se	lectabl	e by a	mask c	option)				
	LVI			3.1	V/3.3	V ±0.1	15 V/3.5	5 V/3.7	V/3.9 \	//4.1 V/	/4.3 V :	±0.2 V (	(selecta	able by	softwa	are)		
	Clock monitor								F	Provide	d							
	WDT	Provided																
Clock output/buzzer output					- Clock output Provided													
Multiplier/c	divider					-						16	$\text{bits}\times$	16 bits,	32 bit	s ÷ 16 k	oits	
ROM correction														Prov	vided		_	
Standby fu	unction								HALT	/STOP	mode							
Operating	ambient temperature	Speci	al grad	e (A1)	produc	cts: -4	e (A) pr 0 to +1 0 to +1	10°C (r	nask R	ROM ve	rsion),	–40 to	+105°(	C (flash	memo	ory vers	ion)	

**Note** If the pin is an alternate-function pin, either function is selected for use.

# 1.2 Features

- O Minimum instruction execution time: 50 ns (operation at main clock (fxx) = 20 MHz)
- O General-purpose registers: 32 bits × 32 registers
- O CPU features: Signed multiplication  $(16 \times 16 \rightarrow 32)$ : 1 to 2 clocks
  - (Instructions without creating register hazards can be continuously executed in parallel) Saturated operations (overflow and underflow detection functions are included)
  - 32-bit shift instruction: 1 clock
  - Bit manipulation instructions
  - Load/store instructions with long/short format
- O Memory space: 64 MB of linear address space

Memory block division function: 2 MB, 2 MB (Total of 2 blocks)

Internal memory

µPD703212, 703212Y (Mask ROM: 64 KB/RAM: 4 KB)

μPD703213, 703213Y (Mask ROM: 96 KB/RAM: 4 KB)

μPD703214, 703214Y (Mask ROM: 128 KB/RAM: 6 KB)

- $\mu$ PD703215, 703215Y (Mask ROM: 256 KB/RAM: 16 KB)
- $\mu \text{PD70F3214},\, 70\text{F3214Y},\, 70\text{F3214H},\, 70\text{F3214HY}$  (Flash memory: 128 KB/RAM: 6 KB)
- μPD70F3215H, 70F3215HY (Flash memory: 256 KB/RAM: 16 KB)
- External bus interface
  - Separate bus/multiplex bus output selectable
  - 8-/16-bit data bus sizing function
  - Wait function
    - Programmable wait function
    - External wait function
  - Idle state function
  - Bus hold function

#### O Interrupts and exceptions

Non-maskable interrupts: 3 sources

Maskable interrupts:	35 sources (µPD703212, 703213, 703214, 70F3214, 70F3214H)
	36 sources (µPD703212Y, 703213Y, 703214Y, 70F3214Y,
	70F3214HY)
	38 sources (µPD703215, 70F3215H)
	39 sources (µPD703215Y, 70F3215HY)
Software exceptions:	32 sources
Exception trap:	1 source
Total: 84	

O Key interrupt function

O I/O lines:

```
    O Timer function 16-bit timer/event counter P: 1 channel (μPD703215, 703215Y, 70F3215H, 70F3215HY only)
    16-bit timer/event counter 0: 4 channels
    8-bit timer/event counter 5: 2 channels
```

```
8-bit timer H: 2 channels
```

- 8-bit interval timer BRG: 1 channel
- Watch timer/interval timer: 1 channel
- Watchdog timers
  - Watchdog timer 1 (also usable as oscillation stabilization timer):1 channelWatchdog timer 2:1 channel

- O Serial interface
   Asynchronous serial interface (UART):
   2 channels
   3-wire serial I/O (CSI0):
   2 channels
   3-wire serial I/O (with automatic transmit/receive function) (CSIA):
   2 channels
   I<sup>2</sup>C bus interface (I<sup>2</sup>C):
   1 channel
   (μPD703212Y, 703213Y, 703214Y, 703215Y, 70F3214Y, 70F3214HY, 70F3215HY)
- O A/D converter: 10-bit resolution  $\times$  8 channels
- O D/A converter: 8-bit resolution  $\times\,2$  channels
- O Real-time output port: 6 bits  $\times$  1 channel
- O Standby functions: HALT/IDLE/STOP modes, subclock/sub-IDLE modes
- O ROM correction: 4 correction addresses specifiable
- O Clock generator

Main clock oscillation (fx)/subclock oscillation (fxT)

CPU clock (fcpu) 7 steps (fxx, fxx/2, fxx/4, fxx/8, fxx/16, fxx/32, fxt)

Clock-through mode/PLL mode selectable

- O Reset
  - Reset by RESET pin
  - Reset by overflow of watchdog timer 1 (WDTRES1)
  - Reset by overflow of watchdog timer 2 (WDTRES2)
- O Package: 100-pin plastic LQFP (fine pitch) ( $14 \times 14$ )

100-pin plastic QFP (14  $\times$  20)

# **1.3 Applications**

O Automotive

- System control of body electrical system (power windows, keyless entry reception, etc.)
- Submicrocontroller of control system
- O Home audio, car audio
- O AV equipment
- O PC peripheral devices (keyboards, etc.)
- O Household appliances
  - Outdoor units of air conditioners
  - Microwave ovens, rice cookers

O Industrial devices

- Pumps
- Vending machines
- FA

# **1.4 Ordering Information**

# (1) Standard products

Part Number	Package	Quality Grade
μPD703212GC-xxx-8EU	100-pin plastic LQFP (fine pitch) (14 $ imes$ 14)	Standard
µPD703212GF-xxx-JBT <sup>№te</sup>	100-pin plastic QFP (14 $ imes$ 20)	Standard
μPD703212YGC-xxx-8EU	100-pin plastic LQFP (fine pitch) (14 $ imes$ 14)	Standard
µPD703212YGF-xxx-JBT <sup>№te</sup>	100-pin plastic QFP (14 $ imes$ 20)	Standard
μPD703213GC-xxx-8EU	100-pin plastic LQFP (fine pitch) (14 $ imes$ 14)	Standard
µPD703213GF-xxx-JBT <sup>№te</sup>	100-pin plastic QFP (14 $\times$ 20)	Standard
μPD703213YGC-xxx-8EU	100-pin plastic LQFP (fine pitch) (14 $ imes$ 14)	Standard
µPD703213YGF-xxx-JBT <sup>№te</sup>	100-pin plastic QFP (14 $ imes$ 20)	Standard
μPD703214GC-xxx-8EU	100-pin plastic LQFP (fine pitch) (14 $ imes$ 14)	Standard
µPD703214GF-xxx-JBT <sup>№te</sup>	100-pin plastic QFP (14 $\times$ 20)	Standard
μPD703214YGC-xxx-8EU	100-pin plastic LQFP (fine pitch) (14 $ imes$ 14)	Standard
µPD703214YGF-xxx-JBT <sup>№te</sup>	100-pin plastic QFP (14 $ imes$ 20)	Standard
µPD703215GC-xxx-8EU <sup>№te</sup>	100-pin plastic LQFP (fine pitch) (14 $ imes$ 14)	Standard
µPD703215GF-xxx-JBT <sup>№te</sup>	100-pin plastic QFP (14 $ imes$ 20)	Standard
µPD703215YGC-xxx-8EU <sup>Note</sup>	100-pin plastic LQFP (fine pitch) (14 $ imes$ 14)	Standard
µPD703215YGF-xxx-JBT <sup>№te</sup>	100-pin plastic QFP (14 $ imes$ 20)	Standard
μPD70F3214GC-8EU	100-pin plastic LQFP (fine pitch) (14 $ imes$ 14)	Standard
$\mu$ PD70F3214GF-JBT <sup>Note</sup>	100-pin plastic QFP (14 $ imes$ 20)	Standard
μPD70F3214YGC-8EU	100-pin plastic LQFP (fine pitch) (14 $ imes$ 14)	Standard
µPD70F3214YGF-JBT <sup>№te</sup>	100-pin plastic QFP (14 $ imes$ 20)	Standard
μPD70F3214HGC-8EU <sup>Νοτε</sup>	100-pin plastic LQFP (fine pitch) (14 $ imes$ 14)	Standard
µPD70F3214HGF-JBT <sup>№te</sup>	100-pin plastic QFP (14 $\times$ 20)	Standard
$\mu$ PD70F3214HYGC-8EU <sup>Note</sup>	100-pin plastic LQFP (fine pitch) (14 $ imes$ 14)	Standard
µPD70F3214HYGF-JBT <sup>№™</sup>	100-pin plastic QFP (14 $ imes$ 20)	Standard
μPD70F3215HGC-8EU <sup>Note</sup>	100-pin plastic LQFP (fine pitch) (14 $ imes$ 14)	Standard
$\mu$ PD70F3215HGF-JBT <sup>Note</sup>	100-pin plastic QFP (14 $ imes$ 20)	Standard
µPD70F3215HYGC-8EU <sup>№te</sup>	100-pin plastic LQFP (fine pitch) (14 $ imes$ 14)	Standard
µPD70F3215HYGF-JBT <sup>№te</sup>	100-pin plastic QFP (14 $ imes$ 20)	Standard

#### Note Under development

**Remark** xxx indicates ROM code suffix.

Please refer to "Quality Grades on NEC Semiconductor Devices" (Document No. C11531E) published by NEC Electronics Corporation to know the specification of the quality grade on the device and its recommended applications.

# (2) (A) grade products

Part Number	Package	Quality Grade
μPD703212GC(A)-xxx-8EU	100-pin plastic LQFP (fine pitch) (14 $ imes$ 14)	Special
μPD703212GF(A)-xxx-JBT <sup>Note</sup>	100-pin plastic QFP (14 $ imes$ 20)	Special
μPD703212YGC(A)-xxx-8EU	100-pin plastic LQFP (fine pitch) (14 $ imes$ 14)	Special
µPD703212YGF(A)-xxx-JBT <sup>Note</sup>	100-pin plastic QFP (14 $ imes$ 20)	Special
μPD703213GC(A)-xxx-8EU	100-pin plastic LQFP (fine pitch) (14 $\times$ 14)	Special
μPD703213GF(A)-xxx-JBT <sup>Note</sup>	100-pin plastic QFP (14 $ imes$ 20)	Special
μPD703213YGC(A)-xxx-8EU	100-pin plastic LQFP (fine pitch) (14 $ imes$ 14)	Special
µPD703213YGF(A)-xxx-JBT <sup>Note</sup>	100-pin plastic QFP (14 $ imes$ 20)	Special
μPD703214GC(A)-xxx-8EU	100-pin plastic LQFP (fine pitch) (14 $ imes$ 14)	Special
μPD703214GF(A)-xxx-JBT <sup>Note</sup>	100-pin plastic QFP (14 $ imes$ 20)	Special
μPD703214YGC(A)-xxx-8EU	100-pin plastic LQFP (fine pitch) (14 $ imes$ 14)	Special
μPD703214YGF(A)-xxx-JBT <sup>Note</sup>	100-pin plastic QFP (14 $ imes$ 20)	Special
μPD70F3214GC(A)-8EU	100-pin plastic LQFP (fine pitch) (14 $ imes$ 14)	Special
µPD70F3214GF(A)-JBT <sup>№te</sup>	100-pin plastic QFP (14 $ imes$ 20)	Special
μPD70F3214YGC(A)-8EU	100-pin plastic LQFP (fine pitch) (14 $\times$ 14)	Special
μPD70F3214YGF(A)-JBT <sup>Νοτε</sup>	100-pin plastic QFP (14 $ imes$ 20)	Special

Note Under development

**Remark** xxx indicates ROM code suffix.

Please refer to "Quality Grades on NEC Semiconductor Devices" (Document No. C11531E) published by NEC Electronics Corporation to know the specification of the quality grade on the device and its recommended applications.

# (3) (A1) and (A2) grade products

Part Number	Package	Quality Grade
μPD703212GC(A1)-xxx-8EU	100-pin plastic LQFP (fine pitch) (14 $ imes$ 14)	Special
μPD703212GF(A1)-xxx-JBT <sup>Note</sup>	100-pin plastic QFP (14 $ imes$ 20)	Special
μPD703212YGC(A1)-xxx-8EU	100-pin plastic LQFP (fine pitch) (14 $ imes$ 14)	Special
μPD703212YGF(A1)-xxx-JBT <sup>Note</sup>	100-pin plastic QFP (14 $ imes$ 20)	Special
μPD703213GC(A1)-xxx-8EU	100-pin plastic LQFP (fine pitch) (14 $ imes$ 14)	Special
μPD703213GF(A1)-xxx-JBT <sup>Note</sup>	100-pin plastic QFP (14 $ imes$ 20)	Special
μPD703213YGC(A1)-xxx-8EU	100-pin plastic LQFP (fine pitch) (14 $ imes$ 14)	Special
μPD703213YGF(A1)-xxx-JBT <sup>Note</sup>	100-pin plastic QFP (14 $ imes$ 20)	Special
μPD703214GC(A1)-xxx-8EU	100-pin plastic LQFP (fine pitch) (14 $ imes$ 14)	Special
μPD703214GF(A1)-xxx-JBT <sup>Note</sup>	100-pin plastic QFP (14 $ imes$ 20)	Special
μPD703214YGC(A1)-xxx-8EU	100-pin plastic LQFP (fine pitch) (14 $ imes$ 14)	Special
μPD703214YGF(A1)-xxx-JBT <sup>Note</sup>	100-pin plastic QFP (14 $ imes$ 20)	Special
μPD703212GC(A2)-xxx-8EU	100-pin plastic LQFP (fine pitch) (14 $ imes$ 14)	Special
μPD703212GF(A2)-xxx-JBT <sup>Note</sup>	100-pin plastic QFP (14 $ imes$ 20)	Special
μPD703212YGC(A2)-xxx-8EU	100-pin plastic LQFP (fine pitch) (14 $ imes$ 14)	Special
μPD703212YGF(A2)-xxx-JBT <sup>Note</sup>	100-pin plastic QFP (14 $ imes$ 20)	Special
μPD703213GC(A2)-xxx-8EU	100-pin plastic LQFP (fine pitch) (14 $ imes$ 14)	Special
μPD703213GF(A2)-xxx-JBT <sup>Note</sup>	100-pin plastic QFP (14 $ imes$ 20)	Special
μPD703213YGC(A2)-xxx-8EU	100-pin plastic LQFP (fine pitch) (14 $ imes$ 14)	Special
$\mu$ PD703213YGF(A2)-xxx-JBT <sup>Note</sup>	100-pin plastic QFP (14 $ imes$ 20)	Special
μPD703214GC(A2)-xxx-8EU	100-pin plastic LQFP (fine pitch) (14 $ imes$ 14)	Special
μPD703214GF(A2)-xxx-JBT <sup>Note</sup>	100-pin plastic QFP (14 $ imes$ 20)	Special
μPD703214YGC(A2)-xxx-8EU	100-pin plastic LQFP (fine pitch) (14 $ imes$ 14)	Special
$\mu$ PD703214YGF(A2)-xxx-JBT <sup>Note</sup>	100-pin plastic QFP (14 $ imes$ 20)	Special

Note Under development

Remark xxx indicates ROM code suffix.


Please refer to "Quality Grades on NEC Semiconductor Devices" (Document No. C11531E) published by NEC Electronics Corporation to know the specification of the quality grade on the device and its recommended applications.

#### 1.5 Pin Configuration (Top View)

```
100-pin plastic LQFP (fine pitch) (14 \times 14)
```

μPD703212GC-xxx-8EU μPD703212YGC-xxx-8EU μPD703213GC-xxx-8EU μPD703213YGC-xxx-8EU μPD703214GC-xxx-8EU μPD703214YGC-xxx-8EU μPD703215GC-xxx-8EU μPD7053214YGC-8EU μPD70F3214YGC-8EU μPD70F3214HGC-8EU μPD70F3214HYGC-8EU μPD70F3215HGC-8EU μPD70F3215HYGC-8EU μPD70F3215HYGC-8EU μPD703212GC(A)-xxx-8EU μPD703213GC(A)-xxx-8EU μPD703213YGC(A)-xxx-8EU μPD703214GC(A)-xxx-8EU μPD70F3214YGC(A)-8EU μPD70F3214YGC(A)-8EU μPD70F3212GC(A1)-xxx-8EU μPD703212YGC(A1)-xxx-8EU

μPD703213GC(A1)-xxx-8EU μPD703213YGC(A1)-xxx-8EU μPD703214GC(A1)-xxx-8EU μPD703214YGC(A1)-xxx-8EU μPD703212GC(A2)-xxx-8EU μPD703213GC(A2)-xxx-8EU μPD703213YGC(A2)-xxx-8EU μPD703214GC(A2)-xxx-8EU μPD703214YGC(A2)-xxx-8EU




Notes 1.	IC pin:	Connect directly to Vss (µPD703212, 703212Y, 703213, 703213Y, 703214, 703214Y, 703215, 703215Y).
	VPP pin:	Connect to Vss in normal operation mode ( $\mu$ PD70F3214, 70F3214Y).
	FLMD0 pin:	Connect to Vss in normal operation mode ( $\mu$ PD70F3214H, 70F3214HY, 70F3215H, 70F3215HY).
	FLMD1 pin:	Used only in the $\mu$ PD70F3214H, 70F3214HY, 70F3215H, and 70F3215HY.
2.	When using	a regulator, connect the REGC pin to Vss via a 10 $\mu$ F capacitor.
	When not us	ing a regulator, connect the REGC pin directly to $V_{DD}$ .
3.	The TIP00,	TOP00, TIP01, and TOP01 pins can be used only in the $\mu\text{PD703215},$ 703215Y,
	70F3215H, a	and 70F3215HY.
4.	The SCL0 a	and SDA0 pins can be used only in the $\mu$ PD703212Y, 703213Y, 703214Y, 703215Y,
	70F3214Y, 7	'0F3214HY, and 70F3215HY.
Caution	Make EVDD th	ne same potential as VDD.
	BVDD can be	used when $V_{DD} = EV_{DD} \ge BV_{DD}$ .

100-pin plastic QFP (14 × 20) μPD703212GF-xxx-JBT μPD703213GF-xxx-JBT μPD703213GF-xxx-JBT μPD703214GF-xxx-JBT μPD703214GF-xxx-JBT μPD703215GF-xxx-JBT μPD703215GF-xxx-JBT μPD70F3214GF-JBT μPD70F3214HGF-JBT μPD70F3214HGF-JBT μPD70F3214HYGF-JBT

μPD70F3215HGF-JBT μPD70F3215HYGF-JBT μPD703212GF(A)-xxx-JBT μPD703212YGF(A)-xxx-JBT μPD703213GF(A)-xxx-JBT μPD703213YGF(A)-xxx-JBT μPD703214GF(A)-xxx-JBT μPD70F3214GF(A)-JBT μPD70F3214YGF(A)-JBT μPD703212GF(A1)-xxx-JBT μPD703212YGF(A1)-xxx-JBT μPD703213GF(A1)-xxx-JBT μPD703213YGF(A1)-xxx-JBT μPD703214GF(A1)-xxx-JBT μPD703214YGF(A1)-xxx-JBT μPD703212GF(A2)-xxx-JBT μPD703213GF(A2)-xxx-JBT μPD703213YGF(A2)-xxx-JBT μPD703214GF(A2)-xxx-JBT μPD703214YGF(A2)-xxx-JBT

Caution All of these products are under development.



(2/2)


Notes 1.	IC pin:	Connect directly to Vss (μPD703212, 703212Y, 703213, 703213Y, 703214, 703214Y, 703215, 703215Y).		
	VPP pin:	Connect to Vss in normal operation mode (µPD70F3214, 70F3214Y).		
	FLMD0 pin:	Connect to Vss in normal operation mode (µPD70F3214H, 70F3214HY, 70F3215H, 70F3215HY).		
	FLMD1 pin:	Used only in the $\mu$ PD70F3214H, 70F3214HY, 70F3215H, and 70F3215HY.		
2.	When using a regulator, connect the REGC pin to Vss via a 10 $\mu$ F capacitor.			
	When not us	ing a regulator, connect the REGC pin directly to $V_{DD}$ .		
3.	,	TOP00, TIP01, and TOP01 pins can be used only in the $\mu$ PD703215, 703215Y, and 70F3215HY.		
4.	The SCL0 a	nd SDA0 pins can be used only in the $\mu$ PD703212Y, 703213Y, 703214Y, 703215Y,		
	70F3214Y, 7	0F3214HY, and 70F3215HY.		
		ne same potential as VDD. used when VDD = EVDD ≥ BVDD.		

# Pin identification

A0 to A21:	Address bus	PDL0 to PDL15:	Port DL
AD0 to AD15:	Address/data bus	RD:	Read strobe
ANI0 to ANI7:	Analog input	REGC:	Regulator control
ANO0, ANO1:	Analog output	RESET:	Reset
ASCK0:	Asynchronous serial clock	RTP00 to RTP05:	Real-time output port
ASTB:	Address strobe	RXD0, RXD1:	Receive data
AVREF0, AVREF1:	Analog reference voltage	SCK00, SCK01,	
AVss:	Ground for analog	SCKA0, SCKA1:	Serial clock
BVDD:	Power supply for bus interface	SCL0:	Serial clock
BVss:	Ground for bus interface	SDA0:	Serial data
CLKOUT:	Clock output	SI00, SI01,	
CS0, CS1:	Chip select	SIA0, SIA1:	Serial input
EVDD:	Power supply for port	SO00, SO01,	
EVss:	Ground for port	SOA0, SOA1:	Serial output
FLMD0, FLMD1	Flash programming mode	TI000, TI001,	
HLDAK:	Hold acknowledge	TI010, TI011,	
HLDRQ:	Hold request	TI020, TI021,	
IC:	Internally connected	TI030, TI031,	
INTP0 to INTP6:	External interrupt input	TI50, TI51,	
KR0 to KR7:	Key return	TIP00, TIP01:	Timer input
NMI:	Non-maskable interrupt request	TO00 to TO03,	
P00 to P06:	Port 0	TO50, TO51,	
P10, P11:	Port 1	TOH0, TOH1,	
P30 to P39:	Port 3	TOP00, TOP01:	Timer output
P40 to P42:	Port 4	TXD0, TXD1:	Transmit data
P50 to P55:	Port 5	Vdd:	Power supply
P70 to P77:	Port 7	Vpp:	Programming power supply
P90 to P915:	Port 9	Vss:	Ground
PCM0 to PCM3:	Port CM	WAIT:	Wait
PCS0, PCS1:	Port CS	WR0:	Lower byte write strobe
PCT0, PCT1,		WR1:	Upper byte write strobe
PCT4, PCT6:	Port CT	X1, X2:	Crystal for main clock
PDH0 to PDH5:	Port DH	XT1, XT2:	Crystal for subclock

# **1.6 Function Block Configuration**

### (1) Internal block diagram



#### (2) Internal units

## (a) CPU

The CPU uses five-stage pipeline control to enable single-clock execution of address calculations, arithmetic logic operations, data transfers, and almost all other types of instruction processing. Other dedicated on-chip hardware, such as a multiplier (16 bits  $\times$  16 bits  $\rightarrow$  32 bits) and a barrel shifter (32 bits) help accelerate complex processing.

#### (b) Bus control unit (BCU)

The BCU starts a required external bus cycle based on the physical address obtained by the CPU. When an instruction is fetched from external memory space and the CPU does not send a bus cycle start request, the BCU generates a prefetch address and prefetches the instruction code. The prefetched instruction code is stored in an internal instruction queue.

#### (c) ROM

This consists of a 256 KB, 128 KB, 96 KB, or 64 KB mask ROM or flash memory mapped to the address spaces from 0000000H to 003FFFFH, 000000H to 001FFFFH, 000000H to 0017FFFH, or 000000H to 000FFFFH, respectively.

ROM can be accessed by the CPU in one clock cycle during instruction fetch.

#### (d) RAM

This consists of a 16 KB, 6 KB, or 4 KB RAM mapped to the address spaces from 3FFB000H to 3FFEFFFH, 3FFD800H to 3FFEFFFH, or 3FFE000H to 3FFEFFFH.

RAM can be accessed by the CPU in one clock cycle during data access.

#### (e) Interrupt controller (INTC)

This controller handles hardware interrupt requests (NMI, INTP0 to INTP6) from on-chip peripheral hardware and external hardware. Eight levels of interrupt priorities can be specified for these interrupt requests, and multiplexed servicing control can be performed.

#### (f) Clock generator (CG)

A main clock oscillator and subclock oscillator are provided and generate the main clock oscillation frequency (fx) and subclock frequency (fxT), respectively.

There are two modes: In the clock-through mode, fx is used as the main clock frequency (fxx) as is. In the PLL mode, fx is used multiplied by 4.

The CPU clock frequency (fcPu) can be selected from among fxx, fxx/2, fxx/4, fxx/8, fxx/16, fxx/32, and fxt.

#### (g) Timer/counter

Four 16-bit timer/event counter 0 channels, one 16-bit timer/event counter P channel<sup>Note</sup>, and two 8-bit timer/event counter 5 channels are incorporated, enabling measurement of pulse intervals and frequency as well as programmable pulse output.

Two 8-bit timer/event counter 5 channels can be connected in cascade to configure a 16-bit timer.

Two 8-bit timer H channels enabling programmable pulse output are provided on chip.

**Note** μPD703215, 703215Y, 70F3215H, 70F3215HY only

#### (h) Watch timer

This timer counts the reference time (0.5 seconds) for counting the clock from the subclock (32.768 kHz) or  $f_{BRG}$  (32.768 kHz) from the clock generator. At the same time, the watch timer can be used as an interval timer.

#### (i) Watchdog timer

Two watchdog timer channels are provided on chip to detect program loops and system abnormalities. Watchdog timer 1 can be used as an interval timer. When used as a watchdog timer, it generates a non-maskable interrupt request signal (INTWDT1) or system reset signal (WDTRES1) after an overflow occurs. When used as an interval timer, it generates a maskable interrupt request signal (INTWDT1) after an overflow occurs.

Watchdog timer 2 operates by default following reset release.

It generates a non-maskable interrupt request signal (INTWDT2) or system reset signal (WDTRES2) after an overflow occurs.

### (j) Serial interface (SIO)

The V850ES/KG1 includes four kinds of serial interfaces: an asynchronous serial interface (UARTn), a clocked serial interface (CSI0n), a clocked serial interface with an automatic transmit/receive function (CSIAn), and an I<sup>2</sup>C bus interface (I<sup>2</sup>C0). The  $\mu$ PD703212, 703213, 703214, 703215, 70F3214, 70F3214H, and 70F3215H can simultaneously use up to six channels, and the  $\mu$ PD703212Y, 703213Y, 703214Y, 705214Y, 70F3214HY, and 70F3215HY up to seven channels.

For UARTn, data is transferred via the TXDn and RXDn pins.

For CSI0n, data is transferred via the SO0n, SI0n, and SCK0n pins.

For CSIAn, data is transferred via the SOAn, SIAn, and SCKAn pins.

For I<sup>2</sup>C0, data is transferred via the SDA0 and SCL0 pins.

 $I^2$ C0 is provided only in the  $\mu$ PD703212Y, 703213Y, 703214Y, 703215Y, 70F3214Y, 70F3214HY, and 70F3215HY.

**Remark** n = 0, 1

#### (k) A/D converter

This high-speed, high-resolution 10-bit A/D converter includes 8 analog input pins. Conversion is performed using the successive approximation method.

#### (I) D/A converter

Two 8-bit resolution D/A converter channels are included on chip. The D/A converter uses the R-2R ladder method.

#### (m) ROM correction

This function is used to replace part of a program in the mask ROM with that contained in the internal RAM. Up to four correction addresses can be specified.

#### (n) Key interrupt function

A key interrupt request signal (INTKR) can be generated by inputting a falling edge to the eight key input pins.

## (o) Real-time output function

This function transfers 6-bit data set beforehand to output latches upon occurrence of a timer compare register match signal.

A 1-channel 6-bit data real-time output function is provided on chip.

## (p) Ports

As shown below, the following ports have general-purpose port functions and control pin functions.

Port	I/O	Alternate Function
P0	7-bit I/O	NMI, external interrupt, timer output
P1	2-bit I/O	D/A converter analog output
P3	10-bit I/O	Serial interface, timer I/O
P4	3-bit I/O	Serial interface
P5	6-bit I/O	Serial interface, timer I/O, key interrupt function, real-time output function
P7	8-bit input	A/D converter analog input
P9	16-bit I/O	External address bus, serial interface, timer I/O, external interrupt, key interrupt function
PCM	4-bit I/O	External bus control signal
PCS	2-bit I/O	Chip select output
PCT	4-bit I/O	External bus control signal
PDH	6-bit I/O	External address bus
PDL	16-bit I/O	External address/data bus

# 1.7 Overview of Functions

								(1/2)		
Р	art Number	μPD703212/ μPD703212Y			μPD70F3214H/ μPD70F3214HY	μPD703215/ μPD703215Y	μPD70F3215H/ μPD70F3215HY			
Internal memory	ROM	64 KB	96 KB	128 KB	128 KB (two-power flash memory)	128 KB (single-power flash memory)	256 KB	256 KB (single-power flash memory)		
	High-speed RAM	4 KB 6 KB						16 KB		
Buffer RA	М	64 bytes								
Memory	Logical space				64 MB					
space	External memory area		3 MB							
External t	ous interface	Address bus: 22 bits								
		Data bus: 8/16 bits								
		Multiplex bus mode/separate bus mode								
General-p	ourpose registers		32 bits $\times$ 32 registers							

Part Number	μPD7032 <sup>-</sup> μPD70321		,	μPD70F3214/ μPD70F3214Y	μPD70F3214H/ μPD70F3214HY	μPD703215/ μPD703215Y	μPD70F3215H μPD70F3215H
Main clock	Ceramic/cr	ystal/external cloc	:k		-		•
(oscillation frequency)	When P	LL not used	2 to 10 MHz <sup>Note 1</sup> : 2	.7 to 5.5 V			
	When PLL used	REGC pin connected directly to VDD	Standard products V, 2 to 2.5 MHz: 2 (A1) grade produc 2 to 3 MHz: 3.5 to (A2) grade produc	.7 to 5.5 V ts: 2 to 5 MHz: 4. 5.5 V	5 to 5.5 V, 2 to 4 N	1Hz: 4.0 to 5.5 V	ν,
		10 $\mu$ F capacitor connected to REGC pin	Standard products 4 MHz: 4.0 to 5.5	, ( , 0 1	cts, (A1) grade pro	oducts, (A2) grad	de products: 2 to
Subclock (oscillation frequency)			C	rystal/external clo (32.768 kHz)	ock		
Minimum instruction execution time			50 ns (When ma	in clock operated	at (fxx) = 20 MHz)		
DSP function			32 × 32 + 16 × 16 =	64: 200 to 250 ns 32 = 32: 300 ns 32: 50 to 100 ns 32 = 32: 150 ns	(at 20 MHz) (at 20 MHz)		
I/O ports	84 • Input: 8 • I/O: 76 (a	among these, N-cl	h open-drain output s	electable: 8, fixed	d to N-ch open-dra	in output: 4)	
Timer	16-bit timer/event counter 0: 4 channels       16-bit timer/event counter F         8-bit timer/event counter 5: 2 channels       1 channel         (16-bit timer/event counter: usable as 1 channel)       1 channel         8-bit timer H: 2 channels       1 channel         Watch timer: 1 channel       1 channel         8-bit interval timer: 1 channel       1 channel         Watchdog timer: 2 channels       1 channel					ent counter P:	
Real-time output port			4 bits >	< 1, 2 bits × 1, or 6	5 bits $ imes$ 1		
A/D converter				t resolution × 8 ch			
D/A converter			8-bit	resolution × 2 ch	annels		
Serial interface	CSIA (with UART: 2 ch I <sup>2</sup> C bus: 1 c	8-bit resolution × 2 channels         CSI: 2 channels         CSIA (with automatic transmit/receive function): 2 channels         UART: 2 channels         I <sup>2</sup> C bus: 1 channel <sup>Nom 2</sup> Dedicated baud rate generator: 2 channels					
Interrupt sources	External: 9 (9) <sup>Note 3</sup> , internal: 30/31 <sup>Note 2</sup> 33/34 <sup>Note 2</sup>					™³, internal:	
Power save function				STOP/IDLE/HAL	Т		
Operating supply voltage	Stor/DELINET Standard products, (A) grade products: 4.5 to 5.5 V (at 20 MHz)/4.0 to 5.5 V (at 16 MHz)/2.7 to 5.5 V (at 10 MHz) (A1) grade products (mask version only): 4.5 to 5.5 V (at 20 MHz)/4.0 to 5.5 V (at 16 MHz)/3.5 to 5.5 V (at 12 MHz) (A2) grade products (mask version only): 4.0 to 5.5 V (at 16 MHz)/3.5 to 5.5 V (at 12 MHz)						
Package				c LQFP (fine pitch lastic QFP (14 $ imes$			

Notes 1. In the  $\mu$ PD703215, 703215Y, 70F3214H, 70F3214HY, 70F3215H, 70F3215HY: 2 to 8 MHz (these values may change after evaluation)

- **2.** Only in products with an I<sup>2</sup>C bus (Y products).
- **3.** The figure in parentheses indicates the number of external interrupts for which STOP mode can be released.
- 4. All of the 100-pin plastic QFP package products are under development.

## **CHAPTER 2 PIN FUNCTIONS**

The names and functions of the pins of the V850ES/KG1 are described below, divided into port pins and non-port pins.

The pin I/O buffer power supplies are divided into three systems; AVREF0/AVREF1, BVDD, and EVDD. The relationship between these power supplies and the pins is shown below.

Power Supply	Corresponding Pins
AV <sub>REF0</sub>	Port 7
AV <sub>REF1</sub>	Port 1
BVDD	Ports CM, CS, CT, DH, DL
EVDD	RESET, ports 0, 3 to 5, 9

Table 2-1. Pin I/O Buffer Power Supplies

## 2.1 List of Pin Functions

## (1) Port pins

						(1/3							
Pin Name	Pin GC	No. GF	I/O	Pull-up Resistor	Function	Alternate Function							
P00	6	8	I/O	Yes	Port 0	ТОНО							
P01	7	9			I/O port	TOH1							
P02	17	19			Input/output can be specified in 1-bit units.	NMI							
P03	18	20				INTP0							
P04	19	21				INTP1							
P05	20	22				INTP2							
P06	21	23				INTP3							
P10	3	5	I/O	Yes	Port 1	ANO0							
P11	4	6			I/O port Input/output can be specified in 1-bit units.	ANO1							
P30	25	27	I/O	Yes	Port 3	TXD0							
P31	26	28			,		I/O port	RXD0					
P32	27	29			Input/output can be specified in 1-bit units. P36 to P39 are fixed to N-ch open-drain	ASCK0							
P33	28	30							output.	TI000/TO00/TIP00 <sup>Note 2</sup> / TOP00 <sup>Note 2</sup>			
P34	29	31				TI001/TIP01 <sup>Note 2</sup> /TOP01 <sup>Note 2</sup>							
P35	30	32				TI010/TO01							
P36	31	33		No <sup>Note 1</sup>		_							
P37	32	34											-
P38	35	37							SDA0 <sup>Note 3</sup>				
P39	36	38				SCL0 <sup>Note 3</sup>							
P40	22	24	I/O	Yes	Port 4	SI00							
P41	23	25			I/O port	SO00							
P42	24	26			Input/output can be specified in 1-bit units. P41 and P42 can be specified as N-ch open- drain output in 1-bit units.	SCK00							
P50	37	39	I/O	Yes	Port 5	TI011/RTP00/KR0							
P51	38	40			I/O port	TI50/RTP01/KR1							
P52	39	41			Input/output can be specified in 1-bit units. P54 and P55 can be specified as N-ch open-	TO50/RTP02/KR2							
P53	40	42			drain output in 1-bit units.	SIA0/RTP03/KR3							
P54	41	43					SOA0/RTP04/KR4						
P55	42	44	1			SCKA0/RTP05/KR5							

Notes 1. An on-chip pull-up resistor can be provided by a mask option (only in the mask ROM versions).

- **2.** Only in the  $\mu$ PD703215, 703215Y, 70F3215H, 70F3215HY
- **3.** Only in products with an I<sup>2</sup>C bus (Y products)

**Remark** GC: 100-pin plastic LQFP (fine pitch) ( $14 \times 14$ )

Pin Name	Pin	No.	I/O	Pull-up Resistor	Function	Alternate Function
	GC	GF				
P70	100	2	Input	No	Port 7	ANIO
P71	99	1			Input port	ANI1
P72	98	100				ANI2
P73	97	99				ANI3
P74	96	98				ANI4
P75	95	97				ANI5
P76	94	96				ANI6
P77	93	95				ANI7
P90	43	45	I/O	Yes	Port 9	A0/TXD1/KR6
P91	44	46			I/O port Input/output can be specified in 1-bit units.	A1/RXD1/KR7
P92	45	47			P98, P99, P911, and P912 can be specified	A2/TI020/TO02
P93	46	48			as N-ch open-drain output in 1-bit units.	A3/TI021
P94	47	49				A4/TI030/TO03
P95	48	50				A5/TI031
P96	49	51				A6/TI51/TO51
P97	50	52				A7/SI01
P98	51	53				A8/SO01
P99	52	54				A9/SCK01
P910	53	55				A10/SIA1
P911	54	56				A11/SOA1
P912	55	57				A12/SCKA1
P913	56	58				A13/INTP4
P914	57	59				A14/INTP5
P915	58	60				A15/INTP6
PCM0	61	63	I/O	No	Port CM	WAIT
PCM1	62	64			I/O port Input/output can be specified in 1-bit units.	CLKOUT
PCM2	63	65				HLDAK
PCM3	64	66				HLDRQ
PCS0	59	61	I/O	No	Port CS	CS0
PCS1	60	62			I/O port Input/output can be specified in 1-bit units.	CS1
PCT0	65	67	I/O	No	Port CT	WR0
PCT1	66	68			I/O port Input/output can be specified in 1-bit units.	WR1
PCT4	67	69			inpavouput can be specilied in 1-bit dills.	RD
PCT6	68	70				ASTB

**Remark** GC: 100-pin plastic LQFP (fine pitch) ( $14 \times 14$ )

				1		(3/3
Pin Name	Pin	No.	I/O	Pull-up Resistor	Function	Alternate Function
	GC	GF				
PDH0	87	89	I/O	No	Port DH	A16
PDH1	88	90			I/O port	A17
PDH2	89	91			Input/output can be specified in 1-bit units.	A18
PDH3	90	92				A19
PDH4	91	93				A20
PDH5	92	94				A21
PDL0	71	73	I/O	No	Port DL	AD0
PDL1	72	74			I/O port	AD1
PDL2	73	75			Input/output can be specified in 1-bit units.	AD2
PDL3	74	76				AD3
PDL4	75	77				AD4
PDL5	76	78				AD5/FLMD1 <sup>Note</sup>
PDL6	77	79				AD6
PDL7	78	80				AD7
PDL8	79	81				AD8
PDL9	80	82				AD9
PDL10	81	83				AD10
PDL11	82	84				AD11
PDL12	83	85				AD12
PDL13	84	86				AD13
PDL14	85	87				AD14
PDL15	86	88				AD15

**Note** Only in the *µ*PD70F3214H, 70F3214HY, 70F3215H, 70F3215HY

**Remark** GC: 100-pin plastic LQFP (fine pitch) (14 × 14)

# (2) Non-port pins

Pin Name	Pin	No.	I/O	Pull-up Resistor	Function	Alternate Function		
	GC	GF						
A0	43	45	Output	Yes	Address bus for external memory	P90/TXD1/KR6		
A1	44	46			(when using a separate bus)	P91/RXD1/KR7		
A2	45	47						P92/TI020/TO02
A3	46	48				P93/TI021		
A4	47	49				P94/TI030/TO03		
A5	48	50				P95/TI031		
A6	49	51				P96/TI51/TO51		
A7	50	52				P97/SI01		
48	51	53				P98/SO01		
A9	52	54				P99/SCK01		
A10	53	55				P910/SIA1		
A11	54	56				P911/SOA1		
A12	55	57				P912/SCKA1		
A13	56	58				P913/INTP4		
A14	57	59				P914/INTP5		
A15	58	60				P915/INTP6		
A16	87	89	Output	No	Address bus for external memory	PDH0		
A17	88	90				PDH1		
A18	89	91				PDH2		
A19	90	92				PDH3		
A20	91	93				PDH4		
A21	92	94				PDH5		
AD0	71	73	I/O	No	Address/data bus for external memory	PDL0		
AD1	72	74				PDL1		
AD2	73	75				PDL2		
AD3	74	76				PDL3		
AD4	75	77				PDL4		
AD5	76	78				PDL5/FLMD1 <sup>Note</sup>		
AD6	77	79				PDL6		
AD7	78	80				PDL7		
AD8	79	81				PDL8		
AD9	80	82				PDL9		
AD10	81	83				PDL10		
AD11	82	84				PDL11		
AD12	83	85				PDL12		
AD13	84	86				PDL13		
AD14	85	87				PDL14		
AD15	86	88				PDL15		

Note Only in the  $\mu$ PD70F3214H, 70F3214HY, 70F3215H, 70F3215HY

**Remark** GC: 100-pin plastic LQFP (fine pitch)  $(14 \times 14)$ 

Pin Name	Pin	No.	I/O	Pull-up Resistor	Function	(2/4) Alternate Function
	GC	GF				
ANI0	100	2	Input	No	Analog voltage input for A/D converter	P70
ANI1	99	1				P71
ANI2	98	100				P72
ANI3	97	99				P73
ANI4	96	98				P74
ANI5	95	97				P75
ANI6	94	96				P76
ANI7	93	95				P77
ANO0	3	5	Output	Yes	Analog voltage output for D/A converter	P10
ANO1	4	6				P11
ASCK0	27	29	Input	Yes	UART0 serial clock input	P32
ASTB	68	70	Output	No	Address strobe signal output for external memory	PCT6
AV <sub>REF0</sub>	1	3	-	-	Reference voltage for A/D converter and alternate-function ports	-
AV <sub>REF1</sub>	5	7	-	-	Reference voltage for D/A converter	-
AVss	2	4	1	-	Ground potential for A/D and D/A converters	-
BVDD	70	72	-	_	Positive power supply for bus interface and alternate-function ports	-
BVss	69	71	-	-	Ground potential for bus interface and alternate-function ports	-
CLKOUT	62	64	Output	No	Internal system clock output	PCM1
CS0	59	61	Output	No	Chip select output	PCS0
CS1	60	62				PCS1
EVDD	34	36	-	_	Positive power supply for external	-
EVss	33	35	1	-	Ground potential for external	-
FLMD0 <sup>Note 1</sup>	8	10	-	-	Flash programming mode setting pin	-
FLMD1 <sup>Note 1</sup>	76	78				PDL5/AD5
HLDAK	63	65	Output	No	Bus hold acknowledge output	PCM2
HLDRQ	64	66	Input	No	Bus hold request input	PCM3
IC <sup>Note 2</sup>	8	10	_	_	Internally connected	-
INTP0	18	20	Input	Yes	External interrupt request input	P03
INTP1	19	21			(maskable, analog noise elimination)	P04
INTP2	20	22				P05
INTP3	21	23				P06
INTP4	56	58				P913/A13
INTP5	57	59				P914/A14
INTP6	58	60				P915/A15

Notes 1. Only in the  $\mu$ PD70F3214H, 70F3214HY, 70F3215H, 70F3215HY

2. Only in the mask ROM versions

**Remark** GC: 100-pin plastic LQFP (fine pitch) ( $14 \times 14$ )

GF: 100-pin plastic QFP (14  $\times$  20)

Pin Name	Pin	No.	I/O	Pull-up Resistor	Function	Alternate Function
	GC	GF				
KR0	37	39	Input	Yes	Key return input	P50/TI011/RTP00
KR1	38	40				P51/TI50/RTP01
KR2	39	41				P52/TO50/RTP02
KR3	40	42				P53/SIA0/RTP03
KR4	41	43				P54/SOA0/RTP04
KR5	42	44				P55/SCKA0/RTP05
KR6	43	45				P90/A0/TXD1
KR7	44	46				P91/A1/RXD1
NMI	17	19	Input	Yes	External interrupt input (non-maskable, analog noise elimination)	P02
RD	67	69	Output	No	Read strobe signal output for external memory	PCT4
REGC	10	12	Ι	-	Connecting capacitor for regulator output stabilization	_
RESET	14	16	Input	_	System reset input	-
RTP00	37	39	Output	Yes	Real-time output port	P50/TI011/KR0
RTP01	38	40				P51/TI50/KR1
RTP02	39	41				P52/TO50/KR2
RTP03	40	42				P53/SIA0/KR3
RTP04	41	43				P54/SOA0/KR4
RTP05	42	44				P55/SCKA0/KR5
RXD0	26	28	Input	Yes	Serial receive data input for UART0	P31
RXD1	44	46			Serial receive data input for UART1	P91/A1/KR7
SCK00	24	26	I/O	Yes	Serial clock I/O for CSI00, CSI01, CSIA0,	P42
SCK01	52	54			CSIA1	P99/A9
SCKA0	42	44			N-ch open-drain output can be specified in 1-	P55/RTP05/KR5
SCKA1	55	57			bit units.	P912/A12
SCL0 <sup>Note 1</sup>	36	38	I/O	No <sup>Note 2</sup>	Serial clock I/O for I <sup>2</sup> C0 Fixed to N-ch open-drain output	P39
SDA0 <sup>Note 1</sup>	35	37	I/O	No <sup>Note 2</sup>	Serial transmit/receive data I/O for I <sup>2</sup> C0 Fixed to N-ch open-drain output	P38
SI00	22	24	Input	Yes	Serial receive data input for CSI00	P40
SI01	50	52			Serial receive data input for CSI01	P97/A7
SIA0	40	42			Serial receive data input for CSIA0	P53/RTP03/KR3
SIA1	53	55			Serial receive data input for CSIA1	P910/A10
SO00	23	25	Output	Yes	Serial transmit data output for CSI00, CSI01,	P41
SO01	54	56			CSIA0, CSIA1	P98/A8
SOA0	41	43			N-ch open-drain output can be specified in 1-	P54/RTP04/KR4
SOA1	55	57			bit units.	P911/A11

**Notes 1.** Only in products with an I<sup>2</sup>C bus (Y products)

2. An on-chip pull-up resistor can be provided by a mask option (only in the mask ROM versions).

**Remark** GC: 100-pin plastic LQFP (fine pitch)  $(14 \times 14)$ 

						(4/4)
Pin Name	Pin	No.	I/O	Pull-up Resistor	Function	Alternate Function
	GC	GF				
TI000	28	30	Input	Yes	Capture trigger input/external event input for TM00	P33/T000/TIP00 <sup>Note 1</sup> /T0P00 <sup>Note 1</sup>
TI001	29	31			Capture trigger input for TM00	P34/TIP01 <sup>Note 1</sup> /TOP01 <sup>Note 1</sup>
TI010	30	32			Capture trigger input/external event input for TM01	P35/TO01
TI011	37	39			Capture trigger input for TM01	P50/RTP00/KR0
TI020	45	47			Capture trigger input/external event input for TM02	P92/A2/TO02
TI021	46	48			Capture trigger input for TM02	P93/A3
TI030	47	49			Capture trigger input/external event input for TM03	P94/A4/TO03
TI031	48	50			Capture trigger input for TM03	P95/A5
TI50	38	40			External event input for TM50	P51/RTP01/KR1
TI51	49	51			External event input for TM51	P96/A6/TO51
TIP00 <sup>Note 1</sup>	28	30			Capture trigger input/external event input/ external clock input for TMP0	P33/TI000/TO00/TOP00 <sup>Note 1</sup>
TIP01 <sup>Note 1</sup>	29	31			Capture trigger input	P34/TI001/TOP01 <sup>Note 1</sup>
TO00	28	30	Output	Yes	Timer output for TM00	P33/TI000/TIP00 <sup>Note 1</sup> /TOP00 <sup>Note 1</sup>
TO01	30	32			Timer output for TM01	P35/TI010
TO02	45	47			Timer output for TM02	P92/A2/TI020
TO03	47	49			Timer output for TM03	P94/A4/TI030
TO50	39	41			Timer output for TM50	P52/RTP02/KR2
TO51	49	51			Timer output for TM51	P96/A6/TI51
ТОН0	6	8			Timer output for TMH0	P00
TOH1	7	9			Timer output for TMH1	P01
TOP00 <sup>Note 1</sup>	28	30			Timer output for TMP0	P33/TI000/TO00/TIP00 <sup>Note 1</sup>
TOP01 <sup>Note 1</sup>	29	31				P34/TI001/TIP01 <sup>Note 1</sup>
TXD0	25	27	Output	Yes	Serial transmit data output for UART0	P30
TXD1	43	45			Serial transmit data output for UART1	P90/A0/KR6
VDD	9	11	-	-	Positive power supply pin for internal	-
$V_{PP}^{Note 2}$	8	10	-	-	High-voltage application pin for program write/verify	-
Vss	11	13	-	-	Ground potential for internal	-
WAIT	61	63	Input	No	External wait input	PCM0
WR0	65	67	Output	No	Write strobe for external memory (lower 8 bits)	PCT0
WR1	66	68			Write strobe for external memory (higher 8 bits)	PCT1
X1	12	14	Input	No	Connecting resonator for main clock	-
X2	13	15	-	No		-
XT1	15	17	Input	No	Connecting resonator for subclock	-
XT2	16	18	_	No		_

**Notes 1.** Only in the *µ*PD703215, 703215Y, 70F3215H, 70F3215HY

**2.** Only in the *µ*PD70F3214, 70F3214Y

**Remark** GC: 100-pin plastic LQFP (fine pitch)  $(14 \times 14)$ 

### 2.2 Pin Status

The address bus becomes undefined during accesses to the internal RAM and ROM. The data bus goes into the high-impedance state without data output. The external bus control signal becomes inactive.

During peripheral I/O access, the address bus outputs the addresses of the on-chip peripheral I/Os that are accessed. The data bus goes into the high-impedance state without data output. The external bus control signal becomes inactive.

Operating Status Pin	Reset <sup>Note 1</sup>	HALT Mode	IDLE Mode/ STOP Mode	Idle State <sup>Note 2</sup>	Bus Hold
AD0 to AD15 (PDL0 to PDL15)	Hi-Z	Note 3	Hi-Z	Held	Hi-Z
A0 to A15 (P90 to P915)	Hi-Z	Undefined <sup>Note 4</sup>	Hi-Z	Held	Hi-Z
A16 to A21 (PDH0 to PDH5)	Hi-Z	Undefined	Hi-Z	Held	Hi-Z
WAIT (PCM0)	Hi-Z	-	_	-	_
CLKOUT (PCM1)	Hi-Z	Operating	L	Operating	Operating
CS0, CS1 (PCS0, PCS1)	Hi-Z	н	Н	Held	Hi-Z
WR0, WR1 (PCT0, PCT1)	Hi-Z	н	н	н	Hi-Z
RD (PCT4)	Hi-Z	н	н	н	Hi-Z
ASTB (PCT6)	Hi-Z	н	н	н	Hi-Z
HLDAK (PCM2)	Hi-Z	Operating	н	н	L
HLDRQ (PCM3)	Hi-Z	Operating	_	_	Operating

Table 2-2.	Pin Operation	Status in Operation Modes
------------	---------------	---------------------------

Notes 1. Since the bus control pin is also used as a port pin, it is initialized to the port mode (input) after reset.

2. The pin statuses in the idle state inserted after the T3 state in the multiplex bus mode and after the T2 state in the separate bus mode are listed.

- In separate bus mode: Hi-Z
   In multiplex bus mode: Undefined
- 4. Only in separate bus mode

Remark Hi-Z: High impedance

- H: High-level output
- L: Low-level output
- -: Input without sampling (input acknowledgment not possible)

## 2.3 Pin I/O Circuits and Recommended Connection of Unused Pins

Pin	Alternate Function	Pin No.		I/O Circuit	Recommended Connection
		GC	GF	Туре	
P00	ТОН0	6	8	5-A	Input: Independently connect to EVDD or
P01	TOH1	7	9		EVss via a resistor.
P02	NMI	17	19	5-W	Output: Leave open.
P03 to P06	INTP0 to INTP3	18 to 21	20 to 23		
P10	ANO0	3	5	12-B	Input: Independently connect to AVREF1 or
P11	ANO1	4	6		AVss via a resistor. Output: Leave open.
P30	TXD0	25	27	5-A	Input: Independently connect to EVDD or
P31	RXD0	26	28	5-W	EVss via a resistor.
P32	ASCK0	27	29		Output: Leave open
P33	TI000/TO00/TIP00 <sup>Note 1</sup> /TOP00 <sup>Note 1</sup>	28	30		
P34	TI001/TIP01 <sup>Note 1</sup> /TOP01 <sup>Note 1</sup>	29	31		
P35	TI010/TO01	30	32		
P36, P37	-	31, 32	33, 34	13-AH	
P38	SDA0 <sup>Note 2</sup>	35	37	13-AE	
P39	SCL0 <sup>Note 2</sup>	36	38		
P40	SI00	22	24	5-W	
P41	SO00	23	25	10-E	
P42	SCK00	24	26	10-F	
P50	TI011/RTP00/KR0	37	39	8-A	
P51	TI50/RTP01/KR1	38	40		
P52	TO50/RTP02/KR2	39	41		
P53	SIA0/RTP03/KR3	40	42		
P54	SOA0/RTP04/KR4	41	43	10-A	
P55	SCKA0/RTP05/KR5	42	44		
P70 to P77	ANI0 to ANI7	100 to 93	2, 1, 100 to 95	9-C	Connect to AVREFO or AVSS.
P90	A0/TXD1/KR6	43	45	8-A	Input: Independently connect to EVDD or
P91	A1/RXD1/KR7	44	46		EVss via a resistor.
P92	A2/TI020/TO02	45	47		Output: Leave open.
P93	A3/TI021	46	48	5-W	
P94	A4/TI030/TO03	47	49	8-A	
P95	A5/TI031	48	50	5-W	
P96	A6/TI51/TO51	49	51	8-A	
P97	A7/SI01	50	52	5-W	

**Notes 1.** Only in the μPD703215, 703215Y, 70F3215H, 70F3215HY

2. Only in products with an I<sup>2</sup>C bus (Y products)

**Remark** GC: 100-pin plastic LQFP (fine pitch)  $(14 \times 14)$ 

Pin	Alternate Function	Pin	Pin No.		Recommended Connection	
		GC	GF Type			
P98	A8/SO01	51	53	10-E	Input: Independently connect to EVDD or	
P99	A9/SCK01	52	54	10-F	EVss via a resistor.	
P910	A10/SIA1	53	55	5-W	Output: Leave open.	
P911	A11/SOA1	54	56	10-E		
P912	A12/SCKA1	55	57	10-F		
P913 to P915	A13/INTP4 to A15/INTP6	56 to 58	58 to 60	5-W		
PCM0	WAIT	61	63	5	Input: Independently connect to BVDD or	
PCM1	CLKOUT	62	64		BVss via a resistor.	
PCM2	HLDAK	63	65		Output: Leave open.	
PCM3	HLDRQ	64	66			
PCS0, PCS1	CS0, CS1	59, 60	61, 62	5		
PCT0, PCT1	WR0, WR1	65, 66	67, 68	5		
PCT4	RD	67	69			
PCT6	ASTB	68	70			
PDL0 to PDL4	AD0 to AD4	71 to 75	73 to 77	5		
PDL5	AD5/FLMD1 <sup>Note 1</sup>	76	78			
PDL6 to PDL15	AD6 to AD15	77 to 86	79 to 88			
PDH0 to PDH5	A16 to A21	87 to 92	89 to 94	5		
AV <sub>REF0</sub>	-	1	3	-	Directly connect to VDD.	
AV <sub>REF1</sub>	-	5	7	_	Directly connect to VDD.	
AVss	-	2	4	-	_	
BVDD	-	70	72	-	-	
BVss	-	69	71	-	-	
EVDD	-	34	36	-	_	
EVss	_	33	35	-	_	
FLMD0 <sup>Note 1</sup>	-	8	10	-	Connect to Vss in normal operation mode.	
IC <sup>Note 2</sup>	_	8	10	-	Directly connect to EVss or Vss or pull down with a 10 k $\Omega$ resistor.	
RESET	-	14	16	2	_	
VPP <sup>Note 3</sup>	_	8	10	-	Directly connect to EVss or Vss or pull down with a 10 k $\Omega$ resistor.	
VDD	-	9	11	_	_	
Vss	_	11	13	_	_	
X1	_	12	14	_	_	
X2	_	13	15	_	_	
XT1	_	15	17	16	Directly connect to Vss <sup>Note 4</sup> .	
XT2	_	16	18	16	Leave open.	

**Notes 1.** Only in the  $\mu$ PD70F3214H, 70F3214HY, 70F3215H, 70F3215HY


**2.** Only in the  $\mu$ PD703212, 703212Y, 703213, 703213Y, 703214, 703214Y, 703215, 703215Y


**3.** Only in the μPD70F3214, 70F3214Y

4. Be sure to set the PSMR.XTSTP bit to 1 when this pin is not used.

**Remark** GC: 100-pin plastic LQFP (fine pitch)  $(14 \times 14)$ 

## 2.4 Pin I/O Circuits





Remark Read VDD as EVDD or BVDD. Also, read Vss as EVss or BVss.

## **CHAPTER 3 CPU FUNCTIONS**

The CPU of the V850ES/KG1 is based on the RISC architecture and executes most instructions in one clock cycle by using 5-stage pipeline control.

# 3.1 Features

- O Number of instructions:
- O Minimum instruction execution time: 50.0 ns (@ 20 MHz operation:
  - 62.5 ns<sup>Note 1</sup> (@ 16 MHz operation: 4.0 to 5.5 V, using regulator)
    - 100 ns<sup>Note 1</sup> (@ 10 MHz operation: 2.7 to 5.5 V, not using regulator)

4.5 to 5.5 V, not using regulator)

- 125 ns<sup>Note 2</sup> (@ 8 MHz operation: 2.7 to 5.5 V, not using regulator)
- O Memory space Program (physical address) space: 64 MB linear
  - Data (logical address) space: 4 GB linear

83

- Memory block division function: 2 MB, 2 MB/Total of 2 blocks
- O General-purpose registers: 32 bits  $\times$  32
- O Internal 32-bit architecture
- O 5-stage pipeline control
- O Multiply/divide instructions
- O Saturated operation instructions
- O 32-bit shift instruction: 1 clock
- O Load/store instruction with long/short format
- O Four types of bit manipulation instructions
  - SET1
  - CLR1
  - NOT1
  - TST1
  - Notes 1. Only in the μPD703212, 703212Y, 703213, 703213Y, 703214, 703214Y, 70F3214, 70F3214Y
    - **2.** Only in the  $\mu$ PD703215, 703215Y, 70F3214H, 70F3214HY, 70F3215H, 70F3215HY (these values may change after evaluation)

# 3.2 CPU Register Set

The CPU registers of the V850ES/KG1 can be classified into two categories: a general-purpose program register set and a dedicated system register set. All the registers have 32-bit width.

For details, refer to the V850ES Architecture User's Manual.

	(1) Program register set		(2) System register set
31		<u>0 31</u>	
rO	(Zero register)	EIPC	(Interrupt status saving register)
r1	(Assembler-reserved register)	EIPSW	(Interrupt status saving register)
r2		_	
r3	(Stack pointer (SP))	FEPC	(NMI status saving register)
r4	(Global pointer (GP))	FEPSW	(NMI status saving register)
r5	(Text pointer (TP))	_	
r6		ECR	(Interrupt source register)
r7		_	
r8		PSW	(Program status word)
r9		_	(
r10		СТРС	(CALLT execution status saving register)
r11		CTPSW	
r12			
r13		DBPC	(Exception/debug trap status saving register)
r14		DBPC	
r15			(Exception/debug trap status saving register)
r16			
r17		СТВР	(CALLT base pointer)
r18		_	
r19		_	
r20		_	
r21			
r22		_	
r23		_	
r24		_	
r25		_	
r26		_	
r27		_	
r28		4	
r29		4	
r30	(Element pointer (EP))	4	
r31	(Link pointer (LP))		
31		0	
PC	(Program counter)		

### 3.2.1 Program register set

The program register set includes general-purpose registers and a program counter.

#### (1) General-purpose registers (r0 to r31)

Thirty-two general-purpose registers, r0 to r31, are available. All of these registers can be used as a data variable or address variable.

However, r0 and r30 are implicitly used by instructions and care must be exercised when using these registers. r0 always holds 0 and is used for operations that use 0 and offset 0 addressing. r30 is used as a base pointer when performing memory access with the SLD and SST instructions.


Also, r1, r3 to r5, and r31 are implicitly used by the assembler and C compiler. Therefore, before using these registers, their contents must be saved so that they are not lost, and they must be restored to the registers after the registers have been used. There are cases when r2 is used by the real-time OS. If r2 is not used by the real-time OS, r2 can be used as a variable register.

Name	Usage	Operation
rO	Zero register	Always holds 0
r1	Assembler-reserved register	Working register for generating 32-bit immediate
r2	Address/data variable register (v	vhen r2 is not used by the real-time OS to be used)
r3	Stack pointer	Used to generate stack frame when function is called
r4	Global pointer	Used to access global variable in data area
r5	Text pointer	Register to indicate the start of the text area (area for placing program code)
r6 to r29	Address/data variable register	
r30	Element pointer	Base pointer when memory is accessed
r31	Link pointer	Used by compiler when calling function
PC	Program counter	Holds instruction address during program execution

### Table 3-1. Program Registers

#### (2) Program counter (PC)

This register holds the address of the instruction under execution. The lower 26 bits of this register are valid, and bits 31 to 26 are fixed to 0. If a carry occurs from bit 25 to bit 26, it is ignored. Bit 0 is fixed to 0, and branching to an odd address cannot be performed.



### 3.2.2 System register set

System registers control the status of the CPU and hold interrupt information.

Read from and write to system registers are performed by setting the system register numbers shown below with the system register load/store instructions (LDSR, STSR instructions).

System	System Register Name	Operand Specification Enabled	
Register No.		LDSR Instruction	STSR Instruction
0	Interrupt status saving register (EIPC) <sup>Note 1</sup>	Yes	Yes
1	Interrupt status saving register (EIPSW) <sup>Note 1</sup>	Yes	Yes
2	NMI status saving register (FEPC) <sup>Note 1</sup>	Yes	Yes
3	NMI status saving register (FEPSW) <sup>Note 1</sup>	Yes	Yes
4	Interrupt source register (ECR)	No	Yes
5	Program status word (PSW)	Yes	Yes
6 to 15	Reserved numbers for future function expansion (The operation is not guaranteed if accessed.)	No	No
16	CALLT execution status saving register (CTPC)	Yes	Yes
17	CALLT execution status saving register (CTPSW)	Yes	Yes
18	Exception/debug trap status saving register (DBPC)	Yes <sup>Note 2</sup>	Yes
19	Exception/debug trap status saving register (DBPSW)	Yes <sup>Note 2</sup>	Yes
20	CALLT base pointer (CTBP)	Yes	Yes
21 to 31	Reserved numbers for future function expansion (The operation is not guaranteed if accessed.)	No	No

#### Table 3-2. System Register Numbers

**Notes 1.** Since only one set of these registers is available, the contents of this register must be saved by the program when multiple interrupt servicing is enabled.

2. Can be accessed only during the period from the DBTRAP instruction to the DBRET instruction.

Caution Even if bit 0 of EIPC, FEPC, or CTPC is set (1) by the LDSR instruction, bit 0 is ignored during return with the RETI instruction following interrupt servicing (because bit 0 of PC is fixed to 0). When setting a value to EIPC, FEPC, and CTPC, set an even number (bit 0 = 0).

### (1) Interrupt status saving registers (EIPC, EIPSW)

There are two interrupt status saving registers, EIPC and EIPSW.


Upon occurrence of a software exception or a maskable interrupt, the contents of the program counter (PC) are saved to EIPC and the contents of the program status word (PSW) are saved to EIPSW (upon occurrence of a non-maskable interrupt (NMI), the contents are saved to the NMI status saving registers (FEPC, FEPSW)). The address of the next instruction following the instruction executed when a software exception or maskable interrupt occurs is saved to EIPC, except for some instructions (refer to **20.9 Period in Which Interrupts Are Not Acknowledged by CPU**).

The current PSW contents are saved to EIPSW.

Since there is only one set of interrupt status saving registers, the contents of these registers must be saved by the program when multiple interrupt servicing is enabled.

Bits 31 to 26 of EIPC and bits 31 to 8 of EIPSW are reserved (fixed to 0) for future function expansion.

When the RETI instruction is executed, the values in EIPC and EIPSW are restored to the PC and PSW, respectively.



#### (2) NMI status saving registers (FEPC, FEPSW)

There are two NMI status saving registers, FEPC and FEPSW.


Upon occurrence of a non-maskable interrupt (NMI), the contents of the program counter (PC) are saved to FEPC and the contents of the program status word (PSW) are saved to FEPSW.

The address of the next instruction following the instruction executed when a non-maskable interrupt occurs is saved to FEPC, except for some instructions.

The current PSW contents are saved to FEPSW.


Since there is only one set of NMI status saving registers, the contents of these registers must be saved by the program when multiple interrupt servicing is performed.

Bits 31 to 26 of FEPC and bits 31 to 8 of FEPSW are reserved (fixed to 0) for future function expansion.



## (3) Interrupt source register (ECR)

Upon occurrence of an interrupt or an exception, the interrupt source register (ECR) holds the source of an interrupt or an exception. The value held by ECR is the exception code coded for each interrupt source. This register is a read-only register, and thus data cannot be written to it using the LDSR instruction.



## (4) Program status word (PSW)

The program status word (PSW) is a collection of flags that indicate the program status (instruction execution result) and the CPU status.

When the contents of this register are changed using the LDSR instruction, the new contents become valid immediately following completion of LDSR instruction execution. Interrupt request acknowledgment is held pending while a write to the PSW is being executed by the LDSR instruction.

Bits 31 to 8 are reserved (fixed to 0) for future function expansion.

PSW	31         8 7 6 5 4 3 2 1 0           RFU         NP EP ID SAT CY OV S Z				
Bit position	Flag name	Description			
31 to 8	RFU	Reserved field. Fixed to 0.			
7	NP	Indicates that non-maskable interrupt (NMI) servicing is in progress. This flag is set to 1 when an NMI request is acknowledged, and disables multiple interrupts. 0: NMI servicing not in progress 1: NMI servicing in progress			
6	EP	<ul><li>Indicates that exception processing is in progress. This flag is set to 1 when an exception occurs. Moreover, interrupt requests can be acknowledged even when this bit is set.</li><li>0: Exception processing not in progress</li><li>1: Exception processing in progress</li></ul>			
5	ID	Indicates whether maskable interrupt request acknowledgment is enabled. 0: Interrupt enabled 1: Interrupt disabled			
4	SAT <sup>Note</sup>	Indicates that the result of executing a saturated operation instruction has overflowed and that the calculation result is saturated. Since this is a cumulative flag, it is set to 1 when the result of a saturated operation instruction becomes saturated, and it is not cleared to 0 even if the operation results of successive instructions do not become saturated. This flag is neither set nor cleared when arithmetic operation instructions are executed. 0: Not saturated 1: Saturated			
3	CY	Indicates whether carry or borrow occurred as the result of an operation. 0: No carry or borrow occurred 1: Carry or borrow occurred			
2	OV <sup>Note</sup>	Indicates whether overflow occurred during an operation. 0: No overflow occurred 1: Overflow occurred.			
1	S <sup>Note</sup>	Indicates whether the result of an operation is negative. 0: Operation result is positive or 0. 1: Operation result is negative.			
0	Z	Indicates whether operation result is 0. 0: Operation result is not 0. 1: Operation result is 0.			

(2/2)

**Note** During saturated operation, the saturated operation results are determined by the contents of the OV flag and S flag. The SAT flag is set (to 1) only when the OV flag is set (to 1) during saturated operation.

Operation result status		Saturated			
	SAT	OV	S	operation resul	
Maximum positive value exceeded	1	1	0	7FFFFFFH	
Maximum negative value exceeded	1	1	1	8000000H	
Positive (maximum value not exceeded)	Holds value	0	0	Actual operation	
Negative (maximum value not exceeded)	before operation		1	result	


### (5) CALLT execution status saving registers (CTPC, CTPSW)

There are two CALLT execution status saving registers, CTPC and CTPSW.

When the CALLT instruction is executed, the contents of the program counter (PC) are saved to CTPC, and the program status word (PSW) contents are saved to CTPSW.

The contents saved to CTPC consist of the address of the next instruction after the CALLT instruction. The current PSW contents are saved to CTPSW.

Bits 31 to 26 CTPC and bits 31 to 8 of CTPSW are reserved (fixed to 0) for future function expansion.



# (6) Exception/debug trap status saving registers (DBPC, DBPSW)


There are two exception/debug trap status saving registers, DBPC and DBPSW.

Upon occurrence of an exception trap or debug trap, the contents of the program counter (PC) are saved to DBPC, and the program status word (PSW) contents are saved to DBPSW.

The contents saved to DBPC consist of the address of the next instruction after the instruction executed when an exception trap or debug trap occurs.

The current PSW contents are saved to DBPSW.


Bits 31 to 26 of DBPC and bits 31 to 8 of DBPSW are reserved (fixed to 0) for future function expansion.



## (7) CALLT base pointer (CTBP)

The CALLT base pointer (CTBP) is used to specify table addresses and generate target addresses (bit 0 is fixed to 0).

Bits 31 to 26 are reserved (fixed to 0) for future function expansion.



### 3.3 Operating Modes

The V850ES/KG1 has the following operating modes.

#### (1) Normal operating mode

After the system has been released from the reset state, the pins related to the bus interface are set to the port mode, execution branches to the reset entry address of the internal ROM, and instruction processing is started.

#### (2) Flash memory programming mode

This mode is valid only in flash memory versions ( $\mu$ PD70F3214, 70F3214Y, 70F3214H, 70F3214HY, 70F3215HY).

When this mode is specified, the internal flash memory can be programmed by using a flash programmer.

#### (a) Specifying operating mode

## (i) *μ*PD70F3214, 70F3214Υ

The internal flash memory can be written or erased when 10 V  $\pm 0.3$  V is applied to the VPP pin.

VPP	Operating Mode	
0	Normal operating mode	
10 V ±0.3 V	Flash memory programming mode	
Vdd	Setting prohibited	

### (ii) μPD70F3214H, 70F3214HY, 70F3215H, 70F3215HY

The operating mode is specified according to the status (input level) of the FLMD0 and FLMD1 pins. In the normal operating mode, input a low level to the FLMD0 pin during the reset period.

A high level is input to the FLMD0 pin by the flash programmer in the flash memory programming mode if a flash programmer is connected. In the self-programming mode, input a high level to this pin from an external circuit.

Fix the specification of these pins in the application system and do not change the setting of these pins during operation.

FLMD0	FLMD1	Operating Mode	
L	×	Normal operating mode	
Н	L	Flash memory programming mode	
Н	Н	Setting prohibited	

Remark H: High level

L: Low level


×: don't care

## 3.4 Address Space

### 3.4.1 CPU address space

Up to 64 MB of external memory area in a linear address space (program area) of up to 4 MB, internal ROM area, and internal RAM area are supported for instruction address addressing. During operand addressing (data access), up to 4 GB of linear address space (data space) is supported. However, the 4 GB address space is viewed as 64 images of a 64 MB physical address space. In other words, the same 64 MB physical address space is accessed regardless of the value of bits 31 to 26.






#### 3.4.2 Wraparound of CPU address space

### (1) Program space

Of the 32 bits of the program counter (PC), the higher 6 bits are fixed to 0 and only the lower 26 bits are valid. Even if a carry or borrow occurs from bit 25 to bit 26 as a result of branch address calculation, the higher 6 bits ignore this and remain 0.

Therefore, the lower-limit address of the program space, 00000000H, and the upper-limit address, 03FFFFFFH, are contiguous addresses, and the program space is wrapped around at the boundary of these addresses.


Caution No instructions can be fetched from the 4 KB area of 03FFF000H to 03FFFFFH because this area is an on-chip peripheral I/O area. Therefore, do not execute any branch operation instructions in which the destination address will reside in any part of this area.



#### (2) Data space


The result of an operand address calculation that exceeds 32 bits is ignored.

Therefore, the lower-limit address of the data space, address 00000000H, and the upper-limit address, FFFFFFFH, are contiguous addresses, and the data space is wrapped around at the boundary of these addresses.




## 3.4.3 Memory map

The V850ES/KG1 has reserved areas as shown below.







#### Figure 3-3. Program Memory Map

### 3.4.4 Areas

### (1) Internal ROM area

An area of 1 MB from 0000000H to 00FFFFFH is reserved for the internal ROM area.

### (a) Internal ROM (256 KB)

A 256 KB area from 0000000H to 003FFFFH is provided in the following products. Addresses 0040000H to 00FFFFFH are an access-prohibited area.

• μPD703215, 703215Y, 70F3215H, 70F3215HY





Figure 3-4. Internal ROM Area (256 KB)

## (b) Internal ROM (128 KB)

A 128 KB area from 0000000H to 001FFFFH is provided in the following products. Addresses 0020000H to 00FFFFFH are an access-prohibited area.

• μPD703214, 703214Y, 70F3214, 70F3214Y, 70F3214H, 70F3214HY






### (c) Internal ROM (96 KB)

A 96 KB area from 0000000H to 0017FFFH is provided in the following products. Addresses 0018000H to 00FFFFFH are an access-prohibited area.

• μPD703213, 703213Y






## (d) Internal ROM (64 KB)

A 64 KB area from 0000000H to 000FFFFH is provided in the following products. Addresses 0010000H to 00FFFFFH are an access-prohibited area.

• μPD703212, 703212Y






## (2) Internal RAM area

An area of 60 KB maximum from 3FF0000H to 3FFEFFFH is reserved for the internal RAM area.

## (a) Internal RAM (16 KB)

A 16 KB area from 3FFB000H to 3FFEFFFH is provided as physical internal RAM. Addresses 3FF0000H to 3FFAFFFH are an access-prohibited area.

• μPD703215, 703215Y, 70F3215H, 70F3215HY



## Figure 3-8. Internal RAM Area (16 KB)

## (b) Internal RAM (6 KB)

A 6 KB area from 3FFD800H to 3FFEFFFH is provided as physical internal RAM. Addresses 3FF0000H to 3FFD7FFH are an access-prohibited area.

• *μ*PD703214, 703214Y, 70F3214, 70F3214Y, 70F3214H, 70F3214HY





Figure 3-9. Internal RAM Area (6 KB)

## (c) Internal RAM (4 KB)

A 4 KB area from 3FFE000H to 3FFEFFFH is provided as physical internal RAM in the following products. Addresses 3FF0000H to 3FFDFFFH are an access-prohibited area.

• μPD703212, 703212Y, 703213, 703213Y





### (3) On-chip peripheral I/O area

A 4 KB area from 3FFF000H to 3FFFFFH is reserved as the on-chip peripheral I/O area.

Physical address space		Logical address space
3FFFFFH		FFFFFFH
	On-chip peripheral I/O area (4 KB)	
3FFF000H		FFF000H

Figure 3-11. On-Chip Peripheral I/O Area

Peripheral I/O registers assigned with functions such as on-chip peripheral I/O operation mode specification and state monitoring are mapped to the on-chip peripheral I/O area. Program fetches are not allowed in this area.

- Cautions 1. If word access of a register is attempted, halfword access to the word area is performed twice, first for the lower bits, then for the higher bits, ignoring the lower 2 address bits.
  - 2. If a register that can be accessed in byte units is accessed in halfword units, the higher 8 bits become undefined if the access is a read operation. If a write access is performed, only the data in the lower 8 bits is written to the register.
  - 3. Addresses that are not defined as registers are reserved for future expansion. If these addresses are accessed, the operation is undefined and not guaranteed.

#### (4) External memory area

3 MB (0100000H to 03FFFFFH) are provided as the external memory area. For details, refer to **CHAPTER 5 BUS CONTROL FUNCTION**.

#### 3.4.5 Recommended use of address space

The architecture of the V850ES/KG1 requires that a register that serves as a pointer be secured for address generation when operand data in the data space is accessed. The address stored in this pointer ±32 KB can be directly accessed by an instruction for operand data. Because the number of general-purpose registers that can be used as a pointer is limited, however, by keeping the performance from dropping during address calculation when a pointer value is changed, as many general-purpose registers as possible can be secured for variables, and the program size can be reduced.

#### (1) Program space

Of the 32 bits of the PC (program counter), the higher 6 bits are fixed to 0, and only the lower 26 bits are valid. Regarding the program space, therefore, a 64 MB space of contiguous addresses starting from 0000000H unconditionally corresponds to the memory map.

To use the internal RAM area as the program space, access following addresses.

RAM Size	Access Address
4 KB	3FFE000H to 3FFEFFH
6 KB	3FFD800H to 3FFEFFFH
16 KB	3FFB000H to 3FFEFFH

#### (2) Data space


With the V850ES/KG1, it seems that there are sixty-four 64 MB address spaces on the 4 GB CPU address space. Therefore, the least significant bit (bit 25) of a 26-bit address is sign-extended to 32 bits and allocated as an address.


## (a) Application example of wraparound

If R = r0 (zero register) is specified for the LD/ST disp16 [R] instruction, a range of addresses 00000000H  $\pm$ 32 KB can be addressed by sign-extended disp16. All the resources, including the internal hardware, can be addressed by one pointer.

The zero register (r0) is a register fixed to 0 by hardware, and practically eliminates the need for registers dedicated to pointers.

**Example**: *µ*PD703214, 703214Y







Note Access to this area is prohibited. To access the on-chip peripheral I/O in this area, specify addresses FFFF000H to FFFFFFH.

**Remarks 1.** indicates the recommended area.

2. This figure is the recommended memory map of the  $\mu$ PD703214 and 703214Y.

# 3.4.6 Peripheral I/O registers

Address	Function Register Name	Symbol	R/W	Oper	able B	it Unit	(1/10) After Reset
				1	8	16	
FFFFF004H	Port DL register	PDL	R/W				0000H <sup>Note 1</sup>
FFFFF004H	Port DL register L	PDLL	R/W	$\checkmark$	$\checkmark$		00H <sup>Note 1</sup>
FFFFF005H	Port DL register H	PDLH	R/W	$\checkmark$	$\checkmark$		00H <sup>Note 1</sup>
FFFFF006H	Port DH register	PDH	R/W		$\checkmark$		00H <sup>Note 1</sup>
FFFFF008H	Port CS register	PCS	R/W	$\checkmark$	$\checkmark$		00H <sup>Note 1</sup>
FFFFF00AH	Port CT register	PCT	R/W	$\checkmark$	$\checkmark$		00H <sup>Note 1</sup>
FFFFF00CH	Port CM register	PCM	R/W	$\checkmark$	$\checkmark$		00H <sup>Note 1</sup>
FFFFF024H	Port DL mode register	PMDL	R/W				FFFFH
FFFFF024H	Port DL mode register L	PMDLL	R/W	$\checkmark$	$\checkmark$		FFH
FFFFF025H	Port DL mode register H	PMDLH	R/W				FFH
FFFFF026H	Port DH mode register	PMDH	R/W	$\checkmark$	$\checkmark$		FFH
FFFFF028H	Port CS mode register	PMCS	R/W	$\checkmark$	$\checkmark$		FFH
FFFFF02AH	Port CT mode register	PMCT	R/W				FFH
FFFFF02CH	Port CM mode register	PMCM	R/W				FFH
FFFFF044H	Port DL mode control register	PMCDL	R/W				0000H
FFFFF044H	Port DL mode control register L	PMCDLL	R/W	$\checkmark$	$\checkmark$		00H
FFFFF045H	Port DL mode control register H	PMCDLH	R/W	$\checkmark$	$\checkmark$		00H
FFFFF046H	Port DH mode control register	PMCDH	R/W				00H
FFFFF048H	Port CS mode control register	PMCCS	R/W	$\checkmark$	$\checkmark$		00H
FFFFF04AH	Port CT mode control register	PMCCT	R/W	$\checkmark$	$\checkmark$		00H
FFFFF04CH	Port CM mode control register	PMCCM	R/W	$\checkmark$	$\checkmark$		00H
FFFFF066H	Bus size configuration register	BSC	R/W				5555H
FFFFF06EH	System wait control register	VSWC	R/W	$\checkmark$	$\checkmark$		77H
FFFFF100H	Interrupt mask register 0	IMR0	R/W			$\checkmark$	FFFFH
FFFFF100H	Interrupt mask register 0L	IMR0L	R/W	$\checkmark$	$\checkmark$		FFH
FFFFF101H	Interrupt mask register 0H	IMR0H	R/W	$\checkmark$	$\checkmark$		FFH
FFFFF102H	Interrupt mask register 1	IMR1	R/W			$\checkmark$	FFFFH
FFFFF102H	Interrupt mask register 1L	IMR1L	R/W	$\checkmark$	$\checkmark$		FFH
FFFFF103H	Interrupt mask register 1H	IMR1H	R/W	$\checkmark$	$\checkmark$		FFH
FFFFF104H	Interrupt mask register 2	IMR2	R/W				FFFFH
FFFFF104H	Interrupt mask register 2L	IMR2L	R/W	$\checkmark$	$\checkmark$		FFH
FFFFF106H	Interrupt mask register 3	IMR3 <sup>Note 2</sup>	R/W				FFFFH
FFFFF106H	Interrupt mask register 3L	IMR3L <sup>Note 2</sup>	R/W	$\checkmark$	$\checkmark$		FFH
FFFFF110H	Interrupt control register	WDT1IC	R/W	$\checkmark$	$\checkmark$		47H
FFFFF112H	Interrupt control register	PIC0	R/W				47H
FFFFF114H	Interrupt control register	PIC1	R/W				47H
FFFFF116H	Interrupt control register	PIC2	R/W				47H
FFFFF118H	Interrupt control register	PIC3	R/W				47H
FFFFF11AH	Interrupt control register	PIC4	R/W				47H
FFFFF11CH	Interrupt control register	PIC5	R/W			İ	47H
FFFFF11EH	Interrupt control register	PIC6	R/W	$\checkmark$			47H

Notes 1. The output latch is 00H or 0000H. When input, the pin status is read.

**2.** Only in the μPD703215, 703215Y, 70F3215H, 70F3215HY

Address	Function Register Name	Symbol	R/W	Oper	able B	it Unit	After Reset
				1	8	16	
FFFFF120H	Interrupt control register	TM0IC00	R/W	$\checkmark$			47H
FFFFF122H	Interrupt control register	TM0IC01	R/W	$\checkmark$			47H
FFFFF124H	Interrupt control register	TM0IC10	R/W	$\checkmark$			47H
FFFFF126H	Interrupt control register	TM0IC11	R/W				47H
FFFFF128H	Interrupt control register	TM5IC0	R/W	$\checkmark$			47H
FFFFF12AH	Interrupt control register	TM5IC1	R/W				47H
FFFFF12CH	Interrupt control register	CSI0IC0	R/W				47H
FFFFF12EH	Interrupt control register	CSI0IC1	R/W				47H
FFFFF130H	Interrupt control register	SREIC0	R/W				47H
FFFFF132H	Interrupt control register	SRIC0	R/W				47H
FFFFF134H	Interrupt control register	STIC0	R/W	$\checkmark$			47H
FFFFF136H	Interrupt control register	SREIC1	R/W				47H
FFFFF138H	Interrupt control register	SRIC1	R/W				47H
FFFFF13AH	Interrupt control register	STIC1	R/W	$\checkmark$			47H
FFFFF13CH	Interrupt control register	TMHIC0	R/W	$\checkmark$			47H
FFFFF13EH	Interrupt control register	TMHIC1	R/W				47H
FFFFF140H	Interrupt control register	CSIAICO	R/W	$\checkmark$			47H
FFFFF142H	Interrupt control register	IICIC0 <sup>Note 1</sup>	R/W	$\checkmark$			47H
FFFFF144H	Interrupt control register	ADIC	R/W	$\checkmark$			47H
FFFFF146H	Interrupt control register	KRIC	R/W	$\checkmark$			47H
FFFFF148H	Interrupt control register	WTIIC	R/W				47H
FFFFF14AH	Interrupt control register	WTIC	R/W	$\checkmark$			47H
FFFFF14CH	Interrupt control register	BRGIC	R/W				47H
FFFFF14EH	Interrupt control register	TM0IC20	R/W	$\checkmark$			47H
FFFFF150H	Interrupt control register	TM0IC21	R/W	$\checkmark$			47H
FFFFF152H	Interrupt control register	TM0IC30	R/W	$\checkmark$			47H
FFFFF154H	Interrupt control register	TM0IC31	R/W				47H
FFFFF156H	Interrupt control register	CSIAIC1	R/W	$\checkmark$	$\checkmark$		47H
FFFFF174H	Interrupt control register	TP0OVIC <sup>Note 2</sup>	R/W	$\checkmark$			47H
FFFFF176H	Interrupt control register	TP0CCIC0 <sup>Note 2</sup>	R/W	$\checkmark$	$\checkmark$		47H
FFFFF178H	Interrupt control register	TP0CCIC1 Note 2	R/W	$\checkmark$			47H
FFFFF1FAH	In-service priority register	ISPR	R	$\checkmark$			00H
FFFFF1FCH	Command register	PRCMD	W				Undefined
FFFFF1FEH	Power save control register	PSC	R/W				00H
FFFFF200H	A/D converter mode register	ADM	R/W	$\checkmark$	$\checkmark$		00H
FFFFF201H	Analog input channel specification register	ADS	R/W				00H
FFFFF202H	Power fail comparison mode register	PFM	R/W	$\checkmark$			00H
FFFFF203H	Power fail comparison threshold register	PFT	R/W		$\checkmark$		00H
FFFFF204H	A/D conversion result register	ADCR	R				Undefined
FFFFF205H	A/D conversion result register H	ADCRH	R				Undefined

**Notes 1.** Only in products with an I<sup>2</sup>C bus (Y products)

**2.** Only in the  $\mu$ PD703215, 703215Y, 70F3215H, 70F3215HY

Address	Function Register Name	Symbol	R/W	Oper	able B	lit Unit	After Reset
				1	8	16	
FFFFF280H	D/A conversion value setting register 0	DACS0	R/W				00H
FFFFF282H	D/A conversion value setting register 1	DACS1	R/W				00H
FFFFF284H	D/A converter mode register	DAM	R/W	$\checkmark$			00H
FFFFF300H	Key return mode register	KRM	R/W	$\checkmark$			00H
FFFFF400H	Port 0 register	P0	R/W	$\checkmark$			00H <sup>Note</sup>
FFFF402H	Port 1 register	P1	R/W	$\checkmark$			00H <sup>Note</sup>
FFFF406H	Port 3 register	P3	R/W				0000H <sup>Note</sup>
FFFFF406H	Port 3 register L	P3L	R/W	$\checkmark$			00H <sup>Note</sup>
FFFFF407H	Port 3 register H	P3H	R/W	$\checkmark$			00H <sup>Note</sup>
FFFF408H	Port 4 register	P4	R/W	$\checkmark$			00H <sup>Note</sup>
FFFF40AH	Port 5 register	P5	R/W	$\checkmark$			00H <sup>Note</sup>
FFFF40EH	Port 7 register	P7	R				Undefined
FFFF412H	Port 9 register	P9	R/W			$\checkmark$	0000H <sup>Note</sup>
FFFFF412H	Port 9 register L	P9L	R/W	$\checkmark$			00H <sup>Note</sup>
FFFFF413H	Port 9 register H	P9H	R/W	$\checkmark$			00H <sup>Note</sup>
FFFF420H	Port 0 mode register	PM0	R/W	$\checkmark$			FFH
FFFF422H	Port 1 mode register	PM1	R/W	$\checkmark$			FFH
FFFF426H	Port 3 mode register	PM3	R/W			$\checkmark$	FFFFH
FFFFF426H	Port 3 mode register L	PM3L	R/W				FFH
FFFFF427H	Port 3 mode register H	РМЗН	R/W				FFH
FFFF428H	Port 4 mode register	PM4	R/W	$\checkmark$			FFH
FFFF42AH	Port 5 mode register	PM5	R/W	$\checkmark$			FFH
FFFF432H	Port 9 mode register	PM9	R/W				FFFFH
FFFFF432H	Port 9 mode register L	PM9L	R/W	$\checkmark$			FFH
FFFFF433H	Port 9 mode register H	PM9H	R/W	$\checkmark$			FFH
FFFF440H	Port 0 mode control register	PMC0	R/W	$\checkmark$			00H
FFFF446H	Port 3 mode control register	PMC3	R/W			$\checkmark$	0000H
FFFFF446H	Port 3 mode control register L	PMC3L	R/W	$\checkmark$			00H
FFFFF447H	Port 3 mode control register H	РМСЗН	R/W	$\checkmark$			00H
FFFF448H	Port 4 mode control register	PMC4	R/W	$\checkmark$			00H
FFFF44AH	Port 5 mode control register	PMC5	R/W	$\checkmark$			00H
FFFF452H	Port 9 mode control register	PMC9	R/W			$\checkmark$	0000H
FFFFF452H	Port 9 mode control register L	PMC9L	R/W	$\checkmark$			00H
FFFFF453H	Port 9 mode control register H	PMC9H	R/W	$\checkmark$			00H
FFFF466H	Port 3 function control register	PFC3	R/W	$\checkmark$			00H
FFFF46AH	Port 5 function control register	PFC5	R/W	$\checkmark$	$\checkmark$		00H
FFFF472H	Port 9 function control register	PFC9	R/W			$\checkmark$	0000H
FFFFF472H	Port 9 function control register L	PFC9L	R/W				00H
FFFFF473H	Port 9 function control register H	PFC9H	R/W				00H
FFFF484H	Data wait control register 0	DWC0	R/W	1	1		7777H
FFFF488H	Address wait control register	AWC	R/W				FFFFH
FFFF48AH	Bus cycle control register	BCC	R/W				AAAAH

**Note** The output latch is 00H or 0000H. When input, the pin status is read.

Address	Function Register Name	Symbol	R/W	Oper	able B	it Unit	After Reset
				1	8	16	
FFFFF580H	8-bit timer H mode register 0	TMHMD0	R/W				00H
FFFFF581H	8-bit timer H carrier control register 0	TMCYC0	R/W				00H
FFFFF582H	8-bit timer H compare register 00	CMP00	R/W				00H
FFFFF583H	8-bit timer H compare register 01	CMP01	R/W				00H
FFFFF590H	8-bit timer H mode register 1	TMHMD1	R/W				00H
FFFFF591H	8-bit timer H carrier control register 1	TMCYC1	R/W				00H
FFFFF592H	8-bit timer H compare register 10	CMP10	R/W		$\checkmark$		00H
FFFFF593H	8-bit timer H compare register 11	CMP11	R/W				00H
FFFFF5A0H	TMP0 control register 0	TP0CTL0 <sup>Note</sup>	R/W		$\checkmark$		00H
FFFFF5A1H	TMP0 control register 1	TP0CTL1 <sup>Note</sup>	R/W		$\checkmark$		00H
FFFFF5A2H	TMP0 I/O control register 0	TP0IOC0 <sup>Note</sup>	R/W		$\checkmark$		00H
FFFFF5A3H	TMP0 I/O control register 1	TP0IOC1 <sup>Note</sup>	R/W				00H
FFFFF5A4H	TMP0 I/O control register 2	TP0IOC2 <sup>Note</sup>	R/W		$\checkmark$		00H
FFFFF5A5H	TMP0 option register 0	TP0OPT0 <sup>Note</sup>	R/W				00H
FFFFF5A6H	TMP0 capture/compare register 0	TP0CCR0 <sup>Note</sup>	R/W				0000H
FFFFF5A8H	TMP0 capture/compare register 1	TP0CCR1 <sup>Note</sup>	R/W				0000H
FFFFF5AAH	TMP0 counter read buffer register	TPOCNT <sup>Note</sup>	R				0000H
FFFF5C0H	16-bit timer counter 5	TM5	R				0000H
FFFF5C0H	8-bit timer counter 50	TM50	R		$\checkmark$		00H
FFFF5C1H	8-bit timer counter 51	TM51	R		$\checkmark$		00H
FFFFF5C2H	16-bit timer compare register 5	CR5	R/W				0000H
FFFF5C2H	8-bit timer compare register 50	CR50	R/W				00H
FFFF5C3H	8-bit timer compare register 51	CR51	R/W				00H
FFFFF5C4H	Timer clock selection register 5	TCL5	R/W			$\checkmark$	0000H
FFFF5C4H	Timer clock selection register 50	TCL50	R/W		$\checkmark$		00H
FFFF5C5H	Timer clock selection register 51	TCL51	R/W		$\checkmark$		00H
FFFFF5C6H	16-bit timer mode control register 5	TMC5	R/W				0000H
FFFF5C6H	8-bit timer mode control register 50	TMC50	R/W				00H
FFFF5C7H	8-bit timer mode control register 51	TMC51	R/W		$\checkmark$		00H
FFFFF600H	16-bit timer counter 00	TM00	R			$\checkmark$	0000H
FFFFF602H	16-bit timer capture/compare register 000	CR000	R/W			$\checkmark$	0000H
FFFFF604H	16-bit timer capture/compare register 001	CR001	R/W				0000H
FFFFF606H	16-bit timer mode control register 00	TMC00	R/W				00H
FFFFF607H	Prescaler mode register 00	PRM00	R/W		$\checkmark$		00H
FFFFF608H	Capture/compare control register 00	CRC00	R/W	$\checkmark$			00H
FFFFF609H	16-bit timer output control register 00	TOC00	R/W	$\checkmark$	$\checkmark$		00H
FFFFF610H	16-bit timer counter 01	TM01	R				0000H
FFFFF612H	16-bit timer capture/compare register 010	CR010	R/W				0000H
FFFFF614H	16-bit timer capture/compare register 011	CR011	R/W		ſ		0000H
FFFF616H	16-bit timer mode control register 01	TMC01	R/W				00H
FFFFF617H	Prescaler mode register 01	PRM01	R/W				00H

**Note** Only in the μPD703215, 703215Y, 70F3215H, 70F3215HY

Address	Function Register Name	Symbol	R/W	Op	erabl	e Bit l	Jnit	After Reset
				1	8	16	32	
FFFFF618H	Capture/compare control register 01	CRC01	R/W	$\checkmark$	$\checkmark$			00H
FFFFF619H	16-bit timer output control register 01	TOC01	R/W	$\checkmark$	$\checkmark$			00H
FFFFF620H	16-bit timer counter 02	TM02	R			$\checkmark$		0000H
FFFFF622H	16-bit timer capture/compare register 020	CR020	R/W			$\checkmark$		0000H
FFFFF624H	16-bit timer capture/compare register 021	CR021	R/W			$\checkmark$		0000H
FFFFF626H	16-bit timer mode control register 02	TMC02	R/W	$\checkmark$	$\checkmark$			00H
FFFFF627H	Prescaler mode register 02	PRM02	R/W	$\checkmark$	$\checkmark$			00H
FFFFF628H	Capture/compare control register 02	CRC02	R/W	$\checkmark$	$\checkmark$			00H
FFFFF629H	16-bit timer output control register 02	TOC02	R/W	$\checkmark$	$\checkmark$			00H
FFFFF630H	16-bit timer counter 03	ТМ03	R			$\checkmark$		0000H
FFFFF632H	16-bit timer capture/compare register 030	CR030	R/W			$\checkmark$		0000H
FFFFF634H	16-bit timer capture/compare register 031	CR031	R/W			$\checkmark$		0000H
FFFFF636H	16-bit timer mode control register 03	TMC03	R/W					00H
FFFFF637H	Prescaler mode register 03	PRM03	R/W	$\checkmark$				00H
FFFFF638H	Capture/compare control register 03	CRC03	R/W	$\checkmark$				00H
FFFFF639H	16-bit timer output control register 03	TOC03	R/W	$\checkmark$	$\checkmark$			00H
FFFF680H	Watch timer operation mode register	WTM	R/W	$\checkmark$	$\checkmark$			00H
FFFF6C0H	Oscillation stabilization time select register	OSTS	R/W					01H
FFFF6C1H	Watchdog timer clock selection register	WDCS	R/W					00H
FFFF6C2H	Watchdog timer mode register 1	WDTM1	R/W	$\checkmark$				00H
FFFF6D0H	Watchdog timer mode register 2	WDTM2	R/W		$\checkmark$			67H
FFFF6D1H	Watchdog timer enable register	WDTE	R/W		$\checkmark$			9AH
FFFF6E0H	Real-time output buffer register L0	RTBL0	R/W	$\checkmark$	$\checkmark$			00H
FFFF6E2H	Real-time output buffer register H0	RTBH0	R/W		$\checkmark$			00H
FFFF6E4H	Real-time output port mode register 0	RTPM0	R/W					00H
FFFF6E5H	Real-time output port control register 0	RTPC0	R/W	$\checkmark$	$\checkmark$			00H
FFFFF706H	Port 3 function control expansion register	PFCE3 <sup>Note</sup>	R/W	$\checkmark$				00H
FFFFF802H	System status register	SYS	R/W	$\checkmark$	$\checkmark$			00H
FFFFF806H	PLL control register	PLLCTL	R/W	$\checkmark$				01H
FFFFF820H	Power save mode register	PSMR	R/W	$\checkmark$	$\checkmark$			00H
FFFFF828H	Processor clock control register	PCC	R/W					03H
FFFFF840H	Correction address register 0	CORAD0	R/W					0000000
FFFFF840H	Correction address register 0L	CORAD0L	R/W			$\checkmark$		0000H
FFFFF842H	Correction address register 0H	CORAD0H	R/W			$\checkmark$		0000H
FFFFF844H	Correction address register 1	CORAD1	R/W					0000000
FFFFF844H	Correction address register 1L	CORAD1L	R/W			$\checkmark$		0000H
FFFFF846H	Correction address register 1H	CORAD1H	R/W			$\checkmark$		0000H
FFFFF848H	Correction address register 2	CORAD2	R/W				$\checkmark$	0000000H
FFFFF848H	Correction address register 2L	CORAD2L	R/W			$\checkmark$		0000H
FFFFF84AH	Correction address register 2H	CORAD2H	R/W					0000H

**Note** Only in the *μ*PD703215, 703215Y, 70F3215H, 70F3215HY

Address	Function Register Name	Symbol	R/W	Op	erabl	e Bit l	Jnit	After Reset
				1	8	16	32	
FFFFF84CH	Correction address register 3	CORAD3	R/W					0000000H
FFFFF84CH	Correction address register 3L	CORAD3L	R/W			$\checkmark$		0000H
FFFFF84EH	Correction address register 3H	CORAD3H	R/W			$\checkmark$		0000H
FFFFF880H	Correction control register	CORCN	R/W	$\checkmark$	$\checkmark$			00H
FFFFF8B0H	Interval timer BRG mode register	PRSM	R/W		$\checkmark$			00H
FFFFF8B1H	Interval timer BRG compare register	PRSCM	R/W		$\checkmark$			00H
FFFFFA00H	Asynchronous serial interface mode register 0	ASIM0	R/W	$\checkmark$	$\checkmark$			01H
FFFFFA02H	Receive buffer register 0	RXB0	R		$\checkmark$			FFH
FFFFFA03H	Asynchronous serial interface status register 0	ASIS0	R		$\checkmark$			00H
FFFFFA04H	Transmit buffer register 0	TXB0	R/W		$\checkmark$			FFH
FFFFFA05H	Asynchronous serial interface transmission status register 0	ASIF0	R	$\checkmark$	V			00H
FFFFFA06H	Clock selection register 0	CKSR0	R/W					00H
FFFFFA07H	Baud rate generator control register 0	BRGC0	R/W					FFH
FFFFFA10H	Asynchronous serial interface mode register 1	ASIM1	R/W	$\checkmark$				01H
FFFFFA12H	Receive buffer register 1	RXB1	R					FFH
FFFFFA13H	Asynchronous serial interface status register 1	ASIS1	R					00H
FFFFFA14H	Transmit buffer register 1	TXB1	R/W					FFH
FFFFFA15H	Asynchronous serial interface transmission status register 1	ASIF1	R	V	$\checkmark$			00H
FFFFFA16H	Clock selection register 1	CKSR1	R/W					00H
FFFFFA17H	Baud rate generator control register 1	BRGC1	R/W					FFH
FFFFFB00H	TIP00 noise elimination control register	P0NFC <sup>Note</sup>	R/W	$\checkmark$				00H
FFFFFB04H	TIP01 noise elimination control register	P1NFC <sup>Note</sup>	R/W	$\checkmark$				00H
FFFFFC00H	External interrupt falling edge specification register 0	INTF0	R/W	$\checkmark$				00H
FFFFFC13H	External interrupt falling edge specification register 9H	INTF9H	R/W	$\checkmark$				00H
FFFFFC20H	External interrupt rising edge specification register 0	INTR0	R/W	$\checkmark$	$\checkmark$			00H
FFFFFC33H	External interrupt rising edge specification register 9H	INTR9H	R/W	$\checkmark$	$\checkmark$			00H
FFFFFC40H	Pull-up resistor option register 0	PU0	R/W	$\checkmark$	$\checkmark$			00H
FFFFFC42H	Pull-up resistor option register 1	PU1	R/W	$\checkmark$	$\checkmark$			00H
FFFFFC46H	Pull-up resistor option register 3	PU3	R/W	$\checkmark$	$\checkmark$			00H
FFFFFC48H	Pull-up resistor option register 4	PU4	R/W	$\checkmark$	$\checkmark$			00H
FFFFFC4AH	Pull-up resistor option register 5	PU5	R/W	$\checkmark$	$\checkmark$			00H
FFFFFC52H	Pull-up resistor option register 9	PU9	R/W			$\checkmark$		0000H
FFFFFC52H	Pull-up resistor option register 9L	PU9L	R/W	$\checkmark$	$\checkmark$			00H
FFFFFC53H	Pull-up resistor option register 9H	PU9H	R/W	$\checkmark$	$\checkmark$			00H
FFFFFC67H	Port 3 function register H	PF3H	R/W	$\checkmark$				00H
FFFFFC68H	Port 4 function register	PF4	R/W	$\checkmark$	$\checkmark$			00H
FFFFFC6AH	Port 5 function register	PF5	R/W					00H

Note Only in the  $\mu$ PD703215, 703215Y, 70F3215H, 70F3215HY

Address	Function Register Name	Symbol	R/W	Oper	able B	Bit Unit	After Reset
				1	8	16	
FFFFFC73H	Port 9 function register H	PF9H	R/W		$\checkmark$		00H
FFFFFD00H	Clocked serial interface mode register 00	CSIM00	R/W				00H
FFFFFD01H	Clocked serial interface clock selection register 0	CSIC0	R/W		$\checkmark$		00H
FFFFFD02H	Clocked serial interface receive buffer register 0	SIRB0	R			$\checkmark$	0000H
FFFFFD02H	Clocked serial interface receive buffer register 0L	SIRB0L	R				00H
FFFFFD04H	Clocked serial interface transmit buffer register 0	SOTB0	R/W			$\checkmark$	0000H
FFFFFD04H	Clocked serial interface transmit buffer register 0L	SOTBOL	R/W				00H
FFFFFD06H	Clocked serial interface read-only receive buffer register 0	SIRBE0	R			$\checkmark$	0000H
FFFFFD06H	Clocked serial interface read-only receive buffer register 0L	SIRBE0L	R		$\checkmark$		00H
FFFFFD08H	Clocked serial interface first-stage transmit buffer register 0	SOTBF0	R/W			$\checkmark$	0000H
FFFFFD08H	Clocked serial interface first-stage transmit buffer register 0L	SOTBF0L	R/W		$\checkmark$		00H
FFFFFD0AH	Serial I/O shift register 0	SIO00	R/W			$\checkmark$	00H
FFFFFD0AH	Serial I/O shift register 0L	SIO00L	R/W				0000H
FFFFFD10H	Clocked serial interface mode register 01	CSIM01	R/W				00H
FFFFFD11H	Clocked serial interface clock selection register 1	CSIC1	R/W				00H
FFFFFD12H	Clocked serial interface receive buffer register 1	SIRB1	R			$\checkmark$	0000H
FFFFFD12H	Clocked serial interface receive buffer register 1L	SIRB1L	R				00H
FFFFFD14H	Clocked serial interface transmit buffer register 1	SOTB1	R/W			$\checkmark$	0000H
FFFFFD14H	Clocked serial interface transmit buffer register 1L	SOTB1L	R/W				00H
FFFFFD16H	Clocked serial interface read-only receive buffer register 1	SIRBE1	R			$\checkmark$	0000H
FFFFFD16H	Clocked serial interface read-only receive buffer register 1L	SIRBE1L	R				00H
FFFFFD18H	Clocked serial interface first-stage transmit buffer register 1	SOTBF1	R/W			$\checkmark$	0000H
FFFFFD18H	Clocked serial interface first-stage transmit buffer register 1L	SOTBF1L	R/W				00H
FFFFFD1AH	Serial I/O shift register 1	SIO01	R/W			$\checkmark$	00H
FFFFFD1AH	Serial I/O shift register 1L	SIO1L	R/W				0000H
FFFFFD40H	Serial operation mode specification register 0	CSIMA0	R/W				00H
FFFFFD41H	Serial status register 0	CSIS0	R/W				00H
FFFFFD42H	Serial trigger register 0	CSIT0	R/W				00H
FFFFFD43H	Division value selection register 0	BRGCA0	R/W				03H
FFFFFD44H	Automatic data transfer address point specification register 0	ADTP0	R/W				00H
FFFFFD45H	Automatic data transfer interval specification register 0	ADTI0	R/W				00H
FFFFFD46H	Serial I/O shift register A0	SIOA0	R/W				00H
FFFFFD47H	Automatic data transfer address count register 0	ADTC0	R				00H
FFFFD50H	Serial operation mode specification register 1	CSIMA1	R/W				00H
FFFFFD51H	Serial status register 1	CSIS1	R/W				00H
FFFFFD52H	Serial trigger register 1	CSIT1	R				00H
FFFFFD53H	Division value selection register 1	BRGCA1	R/W				03H
FFFFFD54H	Automatic data transfer address point specification register 1	ADTP1	R/W	l			00H
FFFFFD55H	Automatic data transfer interval specification register 1	ADTI1	R/W	İ			00H
FFFFFD56H	Serial I/O shift register A1	SIOA1	R/W				00H
FFFFFD57H	Automatic data transfer address count register 1	ADTC1	R				00H

Address	Function Register Name	Symbol	R/W	Oper	able B	it Unit	After Reset
				1	8	16	
FFFFD80H	IIC shift register 0	IIC0 <sup>Note</sup>	R/W				00H
FFFFFD82H	IIC control register 0	IICC0 <sup>Note</sup>	R/W				00H
FFFFFD83H	Slave address register 0	SVA0 <sup>Note</sup>	R/W				00H
FFFFFD84H	IIC clock selection register 0	IICCL0 <sup>Note</sup>	R/W				00H
FFFFFD85H	IIC function expansion register 0	IICX0 <sup>Note</sup>	R/W				00H
FFFFFD86H	IIC status register 0	IICS0 <sup>Note</sup>	R				00H
FFFFFD8AH	IIC flag register 0	IICF0 <sup>Note</sup>	R/W				00H
FFFFE00H	CSIA0 buffer RAM 0	CSIA0B0	R/W				Undefined
FFFFE00H	CSIA0 buffer RAM 0L	CSIA0B0L	R/W				Undefined
FFFFFE01H	CSIA0 buffer RAM 0H	CSIA0B0H	R/W				Undefined
FFFFFE02H	CSIA0 buffer RAM 1	CSIA0B1	R/W				Undefined
FFFFFE02H	CSIA0 buffer RAM 1L	CSIA0B1L	R/W				Undefined
FFFFFE03H	CSIA0 buffer RAM 1H	CSIA0B1H	R/W				Undefined
FFFFFE04H	CSIA0 buffer RAM 2	CSIA0B2	R/W				Undefined
FFFFFE04H	CSIA0 buffer RAM 2L	CSIA0B2L	R/W				Undefined
FFFFFE05H	CSIA0 buffer RAM 2H	CSIA0B2H	R/W				Undefined
FFFFFE06H	CSIA0 buffer RAM 3	CSIA0B3	R/W				Undefined
FFFFE06H	CSIA0 buffer RAM 3L	CSIA0B3L	R/W				Undefined
FFFFFE07H	CSIA0 buffer RAM 3H	CSIA0B3H	R/W				Undefined
FFFFFE08H	CSIA0 buffer RAM 4	CSIA0B4	R/W				Undefined
FFFFFE08H	CSIA0 buffer RAM 4L	CSIA0B4L	R/W				Undefined
FFFFFE09H	CSIA0 buffer RAM 4H	CSIA0B4H	R/W				Undefined
FFFFFE0AH	CSIA0 buffer RAM 5	CSIA0B5	R/W				Undefined
FFFFFE0AH	CSIA0 buffer RAM 5L	CSIA0B5L	R/W				Undefined
FFFFE0BH	CSIA0 buffer RAM 5H	CSIA0B5H	R/W				Undefined
FFFFFE0CH	CSIA0 buffer RAM 6	CSIA0B6	R/W				Undefined
FFFFFE0CH	CSIA0 buffer RAM 6L	CSIA0B6L	R/W				Undefined
FFFFFE0DH	CSIA0 buffer RAM 6H	CSIA0B6H	R/W				Undefined
FFFFFE0EH	CSIA0 buffer RAM 7	CSIA0B7	R/W				Undefined
FFFFFE0EH	CSIA0 buffer RAM 7L	CSIA0B7L	R/W				Undefined
FFFFFE0FH	CSIA0 buffer RAM 7H	CSIA0B7H	R/W				Undefined
FFFFFE10H	CSIA0 buffer RAM 8	CSIA0B8	R/W				Undefined
FFFFFE10H	CSIA0 buffer RAM 8L	CSIA0B8L	R/W				Undefined
FFFFFE11H	CSIA0 buffer RAM 8H	CSIA0B8H	R/W				Undefined
FFFFFE12H	CSIA0 buffer RAM 9	CSIA0B9	R/W				Undefined
FFFFFE12H	CSIA0 buffer RAM 9L	CSIA0B9L	R/W				Undefined
FFFFFE13H	CSIA0 buffer RAM 9H	CSIA0B9H	R/W				Undefined
FFFFFE14H	CSIA0 buffer RAM A	CSIA0BA	R/W				Undefined
FFFFE14H	CSIA0 buffer RAM AL	CSIA0BAL	R/W				Undefined
FFFFE15H	CSIA0 buffer RAM AH	CSIA0BAH	R/W				Undefined

**Note** Only in products with an I<sup>2</sup>C bus (Y products)

Address	Function Register Name	Symbol	R/W	Oper	able B	it Unit	(9/10 After Reset
				1	8	16	
FFFFFE16H	CSIA0 buffer RAM B	CSIA0BB	R/W			$\checkmark$	Undefined
FFFFFE16H	CSIA0 buffer RAM BL	CSIA0BBL	R/W		$\checkmark$		Undefined
FFFFFE17H	CSIA0 buffer RAM BH	CSIA0BBH	R/W		$\checkmark$		Undefined
FFFFFE18H	CSIA0 buffer RAM C	CSIA0BC	R/W			$\checkmark$	Undefined
FFFFFE18H	CSIA0 buffer RAM CL	CSIA0BCL	R/W				Undefined
FFFFFE19H	CSIA0 buffer RAM CH	CSIA0BCH	R/W				Undefined
FFFFFE1AH	CSIA0 buffer RAM D	CSIA0BD	R/W			$\checkmark$	Undefined
FFFFFE1AH	CSIA0 buffer RAM DL	CSIA0BDL	R/W		$\checkmark$		Undefined
FFFFE1BH	CSIA0 buffer RAM DH	CSIA0BDH	R/W				Undefined
FFFFFE1CH	CSIA0 buffer RAM E	CSIA0BE	R/W			$\checkmark$	Undefined
FFFFFE1CH	CSIA0 buffer RAM EL	CSIA0BEL	R/W		$\checkmark$		Undefined
FFFFFE1DH	CSIA0 buffer RAM EH	CSIA0BEH	R/W		$\checkmark$		Undefined
FFFFFE1EH	CSIA0 buffer RAM F	CSIA0BF	R/W			$\checkmark$	Undefined
FFFFFE1EH	CSIA0 buffer RAM FL	CSIA0BFL	R/W		$\checkmark$		Undefined
FFFFFE1FH	CSIA0 buffer RAM FH	CSIA0BFH	R/W		$\checkmark$		Undefined
FFFFFE20H	CSIA1 buffer RAM 0	CSIA1B0	R/W			$\checkmark$	Undefined
FFFFFE20H	CSIA1 buffer RAM 0L	CSIA1B0L	R/W		$\checkmark$		Undefined
FFFFFE21H	CSIA1 buffer RAM 0H	CSIA1B0H	R/W		$\checkmark$		Undefined
FFFFFE22H	CSIA1 buffer RAM 1	CSIA1B1	R/W			$\checkmark$	Undefined
FFFFFE22H	CSIA1 buffer RAM 1L	CSIA1B1L	R/W		$\checkmark$		Undefined
FFFFFE23H	CSIA1 buffer RAM 1H	CSIA1B1H	R/W		$\checkmark$		Undefined
FFFFFE24H	CSIA1 buffer RAM 2	CSIA1B2	R/W			$\checkmark$	Undefined
FFFFFE24H	CSIA1 buffer RAM 2L	CSIA1B2L	R/W		$\checkmark$		Undefined
FFFFFE25H	CSIA1 buffer RAM 2H	CSIA1B2H	R/W		$\checkmark$		Undefined
FFFFFE26H	CSIA1 buffer RAM 3	CSIA1B3	R/W			$\checkmark$	Undefined
FFFFFE26H	CSIA1 buffer RAM 3L	CSIA1B3L	R/W		$\checkmark$		Undefined
FFFFFE27H	CSIA1 buffer RAM 3H	CSIA1B3H	R/W		$\checkmark$		Undefined
FFFFFE28H	CSIA1 buffer RAM 4	CSIA1B4	R/W			$\checkmark$	Undefined
FFFFFE28H	CSIA1 buffer RAM 4L	CSIA1B4L	R/W		$\checkmark$		Undefined
FFFFFE29H	CSIA1 buffer RAM 4H	CSIA1B4H	R/W		$\checkmark$		Undefined
FFFFFE2AH	CSIA1 buffer RAM 5	CSIA1B5	R/W			$\checkmark$	Undefined
FFFFFE2AH	CSIA1 buffer RAM 5L	CSIA1B5L	R/W		$\checkmark$		Undefined
FFFFFE2BH	CSIA1 buffer RAM 5H	CSIA1B5H	R/W		$\checkmark$		Undefined
FFFFFE2CH	CSIA1 buffer RAM 6	CSIA1B6	R/W			$\checkmark$	Undefined
FFFFFE2CH	CSIA1 buffer RAM 6L	CSIA1B6L	R/W		$\checkmark$		Undefined
FFFFFE2DH	CSIA1 buffer RAM 6H	CSIA1B6H	R/W		$\checkmark$		Undefined
FFFFFE2EH	CSIA1 buffer RAM 7	CSIA1B7	R/W			$\checkmark$	Undefined
FFFFFE2EH	CSIA1 buffer RAM 7L	CSIA1B7L	R/W		$\checkmark$		Undefined
FFFFFE2FH	CSIA1 buffer RAM 7H	CSIA1B7H	R/W		$\checkmark$		Undefined
FFFFFE30H	CSIA1 buffer RAM 8	CSIA1B8	R/W			$\checkmark$	Undefined
FFFFFE30H	CSIA1 buffer RAM 8L	CSIA1B8L	R/W				Undefined
FFFFFE31H	CSIA1 buffer RAM 8H	CSIA1B8H	R/W	1		1	Undefined

Address	Function Register Name	Symbol	R/W	Oper	able B	it Unit	After Reset
				1	8	16	
FFFFFE32H	CSIA1 buffer RAM 9	CSIA1B9	R/W				Undefined
FFFFFE32H	CSIA1 buffer RAM 9L	CSIA1B9L	R/W				Undefined
FFFFFE33H	CSIA1 buffer RAM 9H	CSIA1B9H	R/W				Undefined
FFFFFE34H	CSIA1 buffer RAM A	CSIA1BA	R/W			$\checkmark$	Undefined
FFFFFE34H	CSIA1 buffer RAM AL	CSIA1BAL	R/W				Undefined
FFFFFE35H	CSIA1 buffer RAM AH	CSIA1BAH	R/W		$\checkmark$		Undefined
FFFFFE36H	CSIA1 buffer RAM B	CSIA1BB	R/W			$\checkmark$	Undefined
FFFFFE36H	CSIA1 buffer RAM BL	CSIA1BBL	R/W				Undefined
FFFFFE37H	CSIA1 buffer RAM BH	CSIA1BBH	R/W		$\checkmark$		Undefined
FFFFFE38H	CSIA1 buffer RAM C	CSIA1BC	R/W			$\checkmark$	Undefined
FFFFFE38H	CSIA1 buffer RAM CL	CSIA1BCL	R/W		$\checkmark$		Undefined
FFFFFE39H	CSIA1 buffer RAM CH	CSIA1BCH	R/W				Undefined
FFFFFE3AH	CSIA1 buffer RAM D	CSIA1BD	R/W			$\checkmark$	Undefined
FFFFFE3AH	CSIA1 buffer RAM DL	CSIA1BDL	R/W		$\checkmark$		Undefined
FFFFFE3BH	CSIA1 buffer RAM DH	CSIA1BDH	R/W		$\checkmark$		Undefined
FFFFFE3CH	CSIA1 buffer RAM E	CSIA1BE	R/W			$\checkmark$	Undefined
FFFFFE3CH	CSIA1 buffer RAM EL	CSIA1BEL	R/W		$\checkmark$		Undefined
FFFFFE3DH	CSIA1 buffer RAM EH	CSIA1BEH	R/W		$\checkmark$		Undefined
FFFFFE3EH	CSIA1 buffer RAM F	CSIA1BF	R/W			$\checkmark$	Undefined
FFFFFE3EH	CSIA1 buffer RAM FL	CSIA1BFL	R/W				Undefined
FFFFFE3FH	CSIA1 buffer RAM FH	CSIA1BFH	R/W				Undefined
FFFFFBEH	External bus interface mode control register	EXIMC	R/W				00H

#### 3.4.7 Special registers

Special registers are registers that prevent invalid data from being written when an inadvertent program loop occurs.

The V850ES/KG1 has the following three special registers.

- Power save control register (PSC)
- Processor clock control register (PCC)
- Watchdog timer mode register (WDTM1)

Moreover, there is also the PRCMD register, which is a protection register for write operations to the special registers that prevents the application system from unexpectedly stopping due to an inadvertent program loop. Write access to the special registers is performed with a special sequence and illegal store operations are notified to the SYS register.

#### (1) Setting data to special registers

Setting data to a special registers is done in the following sequence.

- <1> Prepare the data to be set to the special register in a general-purpose register.
- <2> Write the data prepared in step <1> to the PRCMD register.
- <3> Write the setting data to the special register (using following instructions).
  - Store instruction (ST/SST instruction)
  - Bit manipulation instruction (SET1/CLR1/NOT1 instruction)

<4> to <8> Insert NOP instructions (5 instructions)<sup>Note</sup>.

#### [Description Example] When using PSC register (standby mode setting)

```
ST.B r11, PSMR[r0] ; PSMR register setting (IDLE, STOP mode setting)
<1>MOV 0x02,r10
<2>ST.B r10, PRCMD[r0] ; PRCMD register write
<3>ST.B r10,PSC[r0]
                           ; PSC register setting
< 4 > \text{NOP}^{Note}
                            ; Dummy instruction
< 5 > \text{NOP}^{Note}
                            ; Dummy instruction
< 6 > NOP^{Note}
                            ; Dummy instruction
<7 > \text{NOP}^{Note}
                            ; Dummy instruction
< 8 > \text{NOP}^{Note}
                            ; Dummy instruction
(next instruction)
```

No special sequence is required to read special registers.

- **Note** When switching to the IDLE mode or the STOP mode (PSC.STP bit = 1), 5 NOP instructions must be inserted immediately after switching is performed.
- Cautions 1. Interrupts are not acknowledged for the store instruction for the PRCMD register. This is because continuous execution of store instructions by the program in steps <2> and <3> above is assumed. If another instruction is placed between step <2> and <3>, the above sequence may not be realized when an interrupt is acknowledged for that instruction, which may cause malfunction.
  - 2. The data written to the PRCMD register is dummy data, but use the same register as the general-purpose register used for setting data to the special register (step <3>) when writing to the PRCMD register (step <2>). The same applies to when using a general-purpose register for addressing.

## (2) Command register (PRCMD)

The PRCMD register is an 8-bit register used to prevent data from being written to registers that may have a large influence on the system, possibly causing the application system to unexpectedly stop, when an inadvertent program loop occurs. Only the first write operation to the special register following the execution of a previously executed write operation to the PRCMD register, is valid.

As a result, register values can be overwritten only using a preset sequence, preventing invalid write operations.

This register can only be written in 8-bit units (if it is read, an undefined value is returned).

7 6 5 4 3 2 1	0
PRCMD REG7 REG6 REG5 REG4 REG3 REG2 REG1	REG0

## (3) System status register (SYS)

This register is allocated with status flags showing the operating state of the entire system. This register can be read or written in 8-bit or 1-bit units.

7       6       5       4       3       2       1       <0>         SYS       0       0       0       0       0       0       0       PRERR         PRERR       Detection of protection error         0       Protection error has not occurred       V       V       V	After res	set: 00H	R/W	Address:	FFFFF802	2H			
PRERR     Detection of protection error		7	6	5	4	3	2	1	<0>
	SYS	0	0	0	0	0	0	0	PRERR
0 Protection error has not occurred		PRERR		Detection of protection error					
		0	Protectio	rotection error has not occurred					
1 Protection error has occurred		1	Protectio	Protection error has occurred					

The operation conditions of the PRERR flag are described below.

- (a) Set conditions (PRERR = 1)
  - (i) When a write operation to the special register takes place without write operation being performed to the PRCMD register (when step <3> is performed without performing step <2> as described in 3.4.7 (1) Setting data to special registers).
  - (ii) When a write operation (including bit manipulation instruction) to an on-chip peripheral I/O register other than a special register is performed following write to the PRCMD register (when <3> in 3.4.7 (1) Setting data to special registers is not a special register).
  - **Remark** Regarding the special registers other than the WDTM register (PCC and PSC registers), even if on-chip peripheral I/O register read (except bit manipulation instruction) (internal RAM access, etc.) is performed in between write to the PRCMD register and write to a special register, the PRERR flag is not set and setting data can be written to the special register.
- (b) Clear conditions (PRERR = 0)
  - (i) When 0 is written to the PRERR flag
  - (ii) When system reset is performed
  - Cautions 1. If 0 is written to the PRERR bit of the SYS register that is not a special register immediately following write to the PRCMD register, the PRERR bit becomes 0 (write priority).
    - 2. If data is written to the PRCMD register that is not a special register immediately following write to the PRCMD register, the PRERR bit becomes 1.

#### 3.4.8 Cautions

#### (1) Wait when accessing register

Be sure to set the following register before using the V850ES/KG1.

• System wait control register (VSWC)

After setting the VSWC register, set the other registers as required.

When using an external bus, set the VSWC register and then set the various pins to the control mode by setting the port-related registers.

### (a) System wait control register (VSWC)

The VSWC register controls the bus access wait time for the on-chip peripheral I/O registers.

Access to the on-chip peripheral I/O register lasts 3 clocks (during no wait), but in the V850ES/KG1, waits are required according to the internal system clock frequency. Set the values shown below to the VSWC register according to the internal system clock frequency that is used.

This register can be read or written in 8-bit units (address: FFFF06EH; after reset: 77H).

Operation Conditions	Internal System Clock Frequency (fcLk)	VSWC Register Setting
$REGC = V_DD = 5  V \pm 10\%,$	$32 \text{ kHz} \le \text{fclk} < 16.6 \text{ MHz}$	00H
in PLL mode (fx = 2 to 5 MHz)	16.6 MHz $\leq$ fclk $\leq$ 20 MHz	01H
REGC = VDD = 4.0 to 5.5 V	$32 \text{ kHz} \leq f_{CPU} \leq 16 \text{ MHz}$	00H
REGC = Capacity, VDD = 4.0 to 5.5 V	32 kHz ≤ fclk < 8 MHz	00H
REGC = VDD = 2.7 to 4.0 V	32 kHz $\leq$ fclk $\leq$ 8 MHz	00H

**Remark** fx: Main clock oscillation frequency

#### (b) Access to special on-chip peripheral I/O register

This product has two types of internal system buses.

One type is for the CPU bus and the other is for the peripheral bus to interface with low-speed peripheral hardware.

Since the CPU bus clock and peripheral bus clock are asynchronous, if a conflict occurs during access between the CPU and peripheral hardware, illegal data may be passed unexpectedly. Therefore, when accessing peripheral hardware that may cause a conflict, the number of access cycles is changed so that the data is received/passed correctly in the CPU. As a result, the CPU does not shift to the next instruction processing and enters the wait status. When this wait status occurs, the number of execution clocks of the instruction is increased by the number of wait clocks.

Note this with caution when performing real-time processing.

When accessing a special on-chip peripheral I/O register, additional waits may be required further to the waits set by the VSWC register.

The access conditions at that time and the method to calculate the number of waits to be inserted (number of CPU clocks) are shown below.

Peripheral Function	Register Name	Access	k				
Watchdog timer 1 (WDT1)	WDTM1	Write	1 to 5				
Watchdog timer 2 (WDT2)	WDTM2	Write	3 (fixed)				
16-bit timer/event counter P0 (TMP0) <sup>Note 1</sup>	TP0CCR0, TP0CCR1, TP0CNT	Read	1				
	<calculation number="" of="" wa<br="">{(1/fxx)/((2 + m)/fcPU)} + 1</calculation>	its>					
	TP0CCR0, TP0CCR1	Write	0 to 2				
	<calculation number="" of="" waits=""> <math>\{(1/fxx) \times 5/((2 + m)/fCPU)\}</math> A wait occurs when performing continuous write to same register</calculation>						
16-bit timer/event counters 00 to 03 (TM00 to TM03)	TMC00 to TMC03	Read-modify-write	I (fixed) A wait occurs during write				
Clocked serial interfaces 0 and 1 with automatic transmit/receive function (CSIA0, CSIA1)	CSIA0B0 to CSIA0BF, CSIA1B0 to CSIA1BF	0 to 18 (when performing continuous write via write instruction)					
	<calculation number="" of="" waits=""> {(1/fscка) × 5 – (4 + m)/fcPu)}/{((2 + m)/fcPu)} However, 1 wait if fcPu = fxx if the CSISn.CKSAn1 and CSISn.CKSAn0 fscка: CSIA selection clock frequency</calculation>						
	CSIA0B0 to CSIA0BF, CSIA1B0 to CSIA1BF	Write <sup>Note 2</sup>	0 to 20 (when conflict occurs between write instruction and write via receive operation)				
	<calculation number="" of="" wa<br="">{((1/fsска) × 5)/((2 + m)/fcг fsска: CSIA selection c</calculation>	U)}					
I <sup>2</sup> C0 <sup>Note 3</sup>	IICS0	Read	1 (fixed)				
Asynchronous serial interfaces 0, 1 (UART0, UART1)	ASIS0, ASIS1	Read	1 (fixed)				
Real-time output function 0 (RTO0)	RTBL0, RTBH0	Write (when RTPC0.RTPOE0 bit = 0)	1				
A/D converter	ADM, ADS, PFM, PFT	Write	1 to 2				
	ADCR, ADCRH	Read	1 to 2				

Number of waits to be added =  $(2 + m) \times k$  [clocks]

**Notes 1.** Only in the μPD703215, 703215Y, 70F3215H, 70F3215HY

2. If fetched from the on-chip RAM, the number of waits is as shown above.

If fetched from the external memory, the number of waits may be fewer than the number shown above.

The effect of the external memory access cycle differs depending on the wait settings, etc. However, the number of waits above is the maximum value.

- **3.** I<sup>2</sup>C0 is available only in products with an I<sup>2</sup>C bus (Y products).
- **4.** In the  $\mu$ PD703215, 703215Y, 70F3214H, 70F3214HY, 70F3215H, and 70F3215HY, the calculation is shown below.

 ${(1/fxx) \times 2/[(2 + m)/f_{CPU}]} + 1$ 

- Caution When the CPU operates on the subclock and no clock is input to the X1 pin, do not access a register in which a wait occurs using an access method that causes a wait. If a wait occurs, it can only be released by a reset.
- Remarks 1. In the calculation for the number of waits:
  - fCPU: CPU clock frequency
  - m: Set value of bits 2 to 0 of the VSWC register
  - fclk: Internal system clock

When  $f_{CLK} < 16.6$  MHz: m = 0When  $f_{CLK} \ge 16.6$  MHz: m = 1

**2.** n = 0, 1

The digits below the decimal point are truncated if less than  $(1/f_{CPU})/(2 + m)$  or rounded up if larger than  $(1/f_{CPU})/(2 + m)$  when multiplied by  $(1/f_{CPU})$ .

#### (2) Restriction on conflict between sld instruction and interrupt request

#### (a) Description

If a conflict occurs between the decode operation of an instruction in <2> immediately before the sld instruction following an instruction in <1> and an interrupt request before the instruction in <1> is complete, the execution result of the instruction in <1> may not be stored in a register.

Instruction <1>

- Id instruction: Id.b, Id.h, Id.w, Id.bu, Id.hu
- sld instruction: sld.b, sld.h, sld.w, sld.bu, sld.hu
- Multiplication instruction: mul, mulh, mulhi, mulu

#### Instruction <2>

mov reg1, reg2	not reg1, reg2	satsubr reg1, reg2	satsub reg1, reg2
satadd reg1, reg2	satadd imm5, reg2	or reg1, reg2	xor reg1, reg2
and reg1, reg2	tst reg1, reg2	subr reg1, reg2	sub reg1, reg2
add reg1, reg2	add imm5, reg2	cmp reg1, reg2	cmp imm5, reg2
mulh reg1, reg2	shr imm5, reg2	sar imm5, reg2	shl imm5, reg2

<Example>

```
<i> ld.w [r11], r10
•
```

If the decode operation of the mov instruction <ii> immediately before the sld instruction <iii> and an interrupt request conflict before execution of the ld instruction <i> is complete, the execution result of instruction <i> may not be stored in a register.

<ii> mov r10, r28 <iii> sld.w 0x28, r10

#### (b) Countermeasure

When executing the sld instruction immediately after instruction <ii>, avoid the above operation using either of the following methods.

- Insert a nop instruction immediately before the sld instruction.
- Do not use the same register as the sld instruction destination register in the above instruction <ii>executed immediately before the sld instruction.


# **CHAPTER 4 PORT FUNCTIONS**

# 4.1 Features

- O Input-only ports: 8 pins
- O I/O ports: 76 pins
  - Fixed to N-ch open-drain output: 4 (medium: 2)
  - Switchable to N-ch open-drain output: 8
- O Input/output can be specified in 1-bit units

## 4.2 Basic Port Configuration

The V850ES/KG1 incorporates a total of 84 I/O port pins consisting of ports 0, 1, 3 to 5, 7, 9, CM, CS, CT, DH, and DL (including 8 input-only port pins). The port configuration is shown below.





Power Supply	Corresponding Pins
AV <sub>REF0</sub>	Port 7
AV <sub>REF1</sub>	Port 1
BVDD	Ports CM, CS, CT, DH, DL
EVDD	RESET, ports 0, 3 to 5, 9

# 4.3 Port Configuration


Table 4-	2. Port	Configu	uration
----------	---------	---------	---------

ltem	Configuration	
Control registers	Port n register (Pn: n = 0, 1, 3 to 5, 7, 9, CM, CS, CT, DL, DH)	
	Port n mode register (PMn: n = 0, 1, 3 to 5, 9, CM, CS, CT, DL, DH) Port n mode control register (PMCn: n = 0, 3 to 5, 9, CM, CS, CT, DL, DH)	
	Port n function control register (PFCn: $n = 3, 5, 9$ )	
	Port 3 function control expansion register (PFCE3)	
	Port n function register (PFn: $n = 3$ to 5, 9)	
	Pull-up resistor option register (PUn: n = 0, 1, 3 to 5, 9)	
Ports	Input only: 8	
	I/O: 76	
Pull-up resistors	Software control: 40	

## (1) Port n register (Pn)

Data I/O with external devices is performed by writing to and reading from the Pn register. The Pn register is configured of a port latch that retains the output data and a circuit that reads the pin status.

Each bit of the Pn register corresponds to one pin of port n and can be read or written in 1-bit units.



Writing to and reading from the Pn register is executed as follows independent of the setting of the PMCn register.

Table 4-3. Reading to/Writing from Pn Register


Setting of PMn Register	Writing to Pn Register	Reading from Pn Register
Output mode (PMnm bit = 0)	Write to the output latch <sup>Note</sup> . In the port mode (PMCnm bit = 0), the contents of the output latch are output from the pin.	The value of the output latch is read.
Input mode (PMnm bit = 1)	Write to the output latch. The status of the pin is not affected <sup>Note</sup> .	The pin status is read.

**Note** The value written to the output latch is retained until a value is next written to the output latch.

### (2) Port n mode register (PMn)

PMn specifies the input mode/output mode of the port.

Each bit of the PMn register corresponds to one pin of port n and can be specified in 1-bit units.



## (3) Port n mode control register (PMCn)

PMCn specifies the port mode/alternate function.

Each bit of the PMCn register corresponds to one pin of port n and can be specified in 1-bit units.

et: 00H	R/W						
7	6	5	4	3	2	1	0
PMCn7	PMCn6	PMCn5	PMCn4	PMCn3	PMCn2	PMCn1	PMCn0
PMCnm			Specificati	on of opera	ation mode		
0	Port mode	)					
1	Alternate f	unction mo	ode				
e	7 PMCn7 PMCnm	7 6 PMCn7 PMCn6 PMCnm 0 Port mode	7     6     5       PMCn7     PMCn6     PMCn5       PMCnm         0     Port mode	7     6     5     4       PMCn7     PMCn6     PMCn5     PMCn4       PMCnm     Specification	7     6     5     4     3       PMCn7     PMCn6     PMCn5     PMCn4     PMCn3       PMCnm     Specification of operation of operation of operation of operation.       0     Port mode     For mode	7     6     5     4     3     2       PMCn7     PMCn6     PMCn5     PMCn4     PMCn3     PMCn2       PMCnm     Specification of operation mode       0     Port mode     Image: Specification of operation mode	7         6         5         4         3         2         1           PMCn7         PMCn6         PMCn5         PMCn4         PMCn3         PMCn2         PMCn1           PMCnm         Specification of operation mode           0         Port mode         Image: Specification of operation mode

## (4) Port n function control register (PFCn)

PFCn is a register that specifies the alternate function to be used when one pin has two or more alternate functions.


Each bit of the PFCn register corresponds to one pin of port n and can be specified in 1-bit units.

7 6 5 / 3 2 1	
7 6 5 4 3 2 1	0
PFCn PFCn7 PFCn6 PFCn5 PFCn4 PFCn3 PFCn2 PFCn	PFCn0
PFCnm Specification of alternate function	
0 Alternate function 1	
1 Alternate function 2	

## (5) Port n function control expansion register (PFCEn)

PFCEn is a register that specifies the alternate function to be used when one pin has three or more alternate functions.


Each bit of the PFCEn register corresponds to one pin of port n and can be specified in 1-bit units.



#### (6) Port n function register (PFn)

PFn is a register that specifies normal output/N-ch open-drain output.

Each bit of the PFn register corresponds to one pin of port n and can be specified in 1-bit units.



# (7) Pull-up resistor option register (PUn)

PUn is a register that specifies the connection of an on-chip pull-up resistor.

Each bit of the PUn register corresponds to one pin of port n and can be specified in 1-bit units.

After res	et: 00H	R/W						
	7	6	5	4	3	2	1	0
PUn	PUn7	PUn6	PUn5	PUn4	PUn3	PUn2	PUn1	PUn0
	PUnm		Contro	ol of on-chi	p pull-up re	sistor conr	ection	
	0	Not conne	ected					
	1	Connected	d					

## (8) Port settings

Set the ports as follows.




Figure 4-1. Register Settings and Pin Functions

If the PMCn register is set first, an unintended function may be set while the PFCn and PFCEn registers are being set.

## 4.3.1 Port 0

Port 0 is a 7-bit I/O port for which I/O settings can be controlled in 1-bit units. Port 0 includes the following alternate functions.

Pin Name	Pin	No.	Alternate Function	I/O	PULL <sup>Note</sup>	Remark	Block Type
	GC	GF					
P00	6	8	ТОНО	Output	Yes	-	D-2
P01	7	9	TOH1	Output			D-2
P02	17	19	NMI	Input		Analog noise elimination	H-1
P03	18	20	INTP0	Input			H-1
P04	19	21	INTP1	Input			H-1
P05	20	22	INTP2	Input	]		H-1
P06	21	23	INTP3	Input	]		H-1


## Table 4-4. Alternate-Function Pins of Port 0

Note Software pull-up function

Caution P02 to P06 have hysteresis characteristics when the alternate function is input, but not in the port mode.

**Remark** GC: 100-pin plastic LQFP (fine pitch)  $(14 \times 14)$ GF: 100-pin plastic QFP  $(14 \times 20)$ 

(1) Port 0 register (P0)



# (2) Port 0 mode register (PM0)

After res	et: FFH	R/W	Address: Fl	FFF420H					
	7	6	5	4	3	2	1	0	
PM0	1	PM06	PM05	PM04	PM03	PM02	PM01	PM00	
	PM0n		Control of I/O mode (n = 0 to 6)						
	0	Output mo	Dutput mode						
	1	Input mod	nput mode						

## (3) Port 0 mode control register (PMC0)

	7	6	5	4	3	2	1	0
PMC0	0	PMC06	PMC05	PMC04	PMC03	PMC02	PMC01	PMC00
		1						
	PMC06		Spe	ecification o	of P06 pin c	peration m	node	
	0	I/O port						
	1	INTP3 inp	ut					
	PMC05		Spe	ecification c	of P05 pin c	peration m	node	
	0	I/O port						
	1	INTP2 inp	ut					
	PMC04		Spe	ecification o	of P04 pin c	peration m	node	
	0	I/O port				-		
	1	INTP1 inp	ut					
	PMC03		Spe	ecification o	of P03 pin c	peration m	node	
	0	I/O port						
	1	INTP0 inp	ut					
	PMC02		Spe	ecification o	of P02 pin c	peration m	node	
	0	I/O port						
	1	NMI input						
	PMC01		Spe	ecification o	of P01 pin c	peration m	node	
	0	I/O port						
	1	TOH1 out	put					
	PMC00		Spe	ecification c	of P00 pin c	peration m	node	
	0	I/O port						
	1	TOH0 out	put					

# (4) Pull-up resistor option register 0 (PU0)

After res	set: 00H	R/W A	Address: FF	FFFC40H					
	7	6	5	4	3	2	1	0	
PU0	0	PU06	PU05	PU04	PU03	PU02	PU01	PU00	
	PU0n	0	Control of on-chip pull-up resistor connection $(n = 0 \text{ to } 6)$						
	0	Not conne	Not connected						
	1	Connecte	Connected						

## 4.3.2 Port 1


Port 1 is a 2-bit I/O port for which I/O settings can be controlled in 1-bit units. Port 1 includes the following alternate functions.

#### Table 4-5. Alternate-Function Pins of Port 1

Pin Name	Pin	No.	Alternate Function	I/O	PULL <sup>Note</sup>	Remark	Block Type
	GC	GF					
P10	3	5	ANO0	Output	Yes	-	A-2
P11	4	6	ANO1	Output			A-2


**Note** Software pull-up function

(1) Port 1 register (P1)



### (2) Port 1 mode register (PM1)

Caution When used as the ANO0 and ANO1 pins, set PM1 = FFH all together.



# (3) Pull-up resistor option register 1 (PU1)

After re	set: 00H	R/W	Address: FF	FFFC42H				
	7	6	5	4	3	2	1	0
PU1	0	0	0	0	0	0	PU11	PU10
	PU1n		Control of on-chip pull-up resistor connection $(n = 0, 1)$					
	0	Not con	ot connected					
	1	Connec	ted					

## 4.3.3 Port 3

Port 3 is a 10-bit I/O port for which I/O settings can be controlled in 1-bit units. Port 3 includes the following alternate functions.

Pin Name	Pin	No.	Alternate Function	I/O	PULL <sup>Note 1</sup>	Remark	Block Type
	GC	GF					
P30	25	27	TXD0	Output	Yes	-	D-2
P31	26	28	RXD0	Input			D-1-1
P32	27	29	ASCK0	Input			D-1-2
P33	28	30	TI000/TO00/TIP00 <sup>Note 2</sup> / TOP00 <sup>Note 2</sup>	I/O			E-6 <sup>Note 3</sup> / G-7-1 <sup>Note 2</sup>
P34	29	31	TI001/TIP01 <sup>Note 2</sup> / TOP01 <sup>Note 2</sup>	I/O			D-1-2 <sup>Note 3</sup> / G-7-2 <sup>Note 2</sup>
P35	30	32	TI010/TO01	I/O	-		E-6
P36	31	33	_	-	No <sup>Note 4</sup>	N-ch open-drain output	J
P37	32	34	-	_	-		J
P38	35	37	SDA0 <sup>Note 5</sup>	I/O			К
P39	36	38 SCL0 <sup>Note 5</sup>		I/O			К

## Table 4-6. Alternate-Function Pins of Port 3

**Notes 1.** Software pull-up function

- **2.** Only in the μPD703215, 703215Y, 70F3215H, 70F3215HY
- **3.** Only in the μPD703212, 703212Y, 703213, 703213Y, 703214, 703214Y, 70F3214, 70F3214Y, 70F3214H, 70F3214HY
- 4. An on-chip pull-up resistor can be provided by a mask option (only in the mask ROM versions).
- 5. Only in products with an I<sup>2</sup>C bus (Y products)

Caution P31 to P35, P38, and P39 have hysteresis characteristics when the alternate function is input, but not in the port mode.

**Remark** GC: 100-pin plastic LQFP (fine pitch)  $(14 \times 14)$ GF: 100-pin plastic QFP  $(14 \times 20)$ 

# (1) Port 3 register (P3)

After res	et: 00H (c	utput latch)	R/W	Address	P3 FFFF	,				
				P3L FFFFF406H, P3H FFFFF407I						
	15	14	13	12	11	10	9	8		
P3 (P3H <sup>Note</sup> )	0	0	0	0	0	0	P39	P38		
	7	6	5	4	3	2	1	0		
(P3L)	P37	P36	P35	P34	P33	P32	P31	P30		
	P3n Control of output data (in output mode) (n = 0 to 9)									
	0	0 is output	t							
	1	1 is output	t							
		ing from c e bits as b	-				egister in	8-bit or 1-bit u		
Remark	Howeve the P3H		e higher and as th	8 bits and ne P3L re	d the lowe	er 8 bits o		register are used ister can be rea		

# (2) Port 3 mode register (PM3)

After re	set: FFFFH	I R/W	Address	PM3 FFF PM3L FFI	FF426H, FFF426H, I	PM3H FFF	FF427H					
	15	14	13	12	11	10	9	8				
PM3 (PM3H <sup>Note</sup> )	1	1	1	1	1	1	PM39	PM38				
	7	6	5	4	3	2	1	0				
(PM3L)	PM37	PM36	PM35	PM34	PM33	PM32	PM31	PM30				
	PM3n		Control of I/O mode (n = 0 to 9)									
	0	Output mo	Dutput mode									
	1	Input mod	le									
Note Wh spe		g from or bits as bit	-				egister in	8-bit or 1				
<b>Remark</b> The PM3 register can be read or written in 16-bit units. When the higher 8 bits and the lower 8 bits of the PM3 register are used as the register and as the PM3L register, respectively, this register can be read or wr 8-bit or 1-bit units.												

# (3) Port 3 mode control register (PMC3)

After re	set: 0000H	R/W	Address:	PMC3 FFI PMC3L FF		PMC3H F	FFFF447H					
	15	14	13	12	11	10	9	8				
PMC3 (PMC3H <sup>Note 1</sup> )	0	0	0	0	0	0	PMC39 <sup>Note 2</sup>	PMC38 <sup>Note 2</sup>				
	7	6	5	4	3	2	1	0				
(PMC3L)	0	0	PMC35	PMC34	PMC33	PMC32	PMC31	PMC30				
	PMC39		Specification of P39 pin operation mode									
	0	I/O port										
	1	SCL0 I/O										
	PMC38		Spe	ecification of	of P38 pin c	peration r	node					
	0	I/O port										
	1	SDA0 I/O										
	PMC35		Spe	ecification o	of P35 pin c	peration r	node					
	0	I/O port										
	1	TI010 inp	ut/TO01 ou	tput								
	PMC34		Spe	ecification of	of P34 pin c	peration r	node					
	0											
	1	TI001 input/TIP01 input <sup>Note 3</sup> /TOP01 output <sup>Note 3</sup>										
	PMC33											
	0	I/O port TI000 inpi	ut/TO00 ou	tput/TIP00	input <sup>Note 3</sup> /7	FOP00 out	put <sup>Note 3</sup>					
	PMC32				of P32 pin c							
	0	I/O port	000	concation		peration	noue					
	1	ASCK0 in	put									
	PMC31		Spe	ecification of	of P31 pin c	peration r	node					
	0	I/O port										
	1	RXD0 inp	ut									
	PMC30		Spe	ecification of	of P30 pin c	peration r	node					
	0	I/O port										
	1	TXD0 out	put									
s 2. V 0	pecify the alid only i	se bits as n products	bits 0 to 7 s with an	′ of the PN I²C bus (Y	//C3H regi / products)	ister. ). In all c	ther produ	3-bit or 1-bit units ucts, set this bit t				
Р	hen the h	igher 8 b ister and	oits and th as the PN	ne lower	8 bits of t	the PMC	-	are used as the er can be read o				

# (4) Port 3 function register H (PF3H)

After res	et: 00H	R/W	Address: FF	FFFC67H								
	7	6	5	4	3	2	1	0				
PF3H	0	0	0	0	0	0	PF39	PF38				
	PF3n		Specification of normal port/alternate function $(n = 8, 9)$									
	0	When us	When used as normal port (N-ch open-drain output)									
	1	When us	When used as alternate-function (N-ch open-drain output)									
Cautio	<ul> <li>1 When used as alternate-function (N-ch open-drain output)</li> <li>Caution When using P38 and P39 as N-ch open-drain-output alternate-functio the following sequence.</li> <li>Be sure to set the port latch to 1 before setting the pin to N-ch open-d P3n bit = 1 → PF3n bit = 1 → PMC3n bit = 1</li> </ul>											

(5) Port 3 function control register (PFC3)

(a) μPD703212, 703212Y, 703213, 703213Y, 703214, 703214Y, 70F3214, 70F3214Y, 70F3214H, 70F3214HY												
After res	set: 00H	R/W	Address: FF	FFF466H								
	7	6	5	4	3	2	1	0				
PFC3	0	0	0 PFC35 0 PFC33 0 0 0									
	PFC35		Specific	cation of alt	ernate-fund	ction pin of	P35 pin					
	0	TI010 in	out									
	1	TO01 ou	Itput									
	PFC33		Specification of alternate-function pin of P33 pin									
	0	TI000 in	out									
	1	TO00 ou	itput						I			
Cautic (b) <i>µ</i> PD703215, 70321		-	bits 0 to 2 )F3215HY	, 4, 6, and	I 7 of the	PFC3 re	gister to (	).				
After res	set: 00H	R/W	Address: Fl	FFF466H								
	7	6	5	4	3	2	1	0				
PFC3	0	0	PFC35	PFC34	PFC33	0	0	0				
Caution Always clear bits 0 to 2, 6, and 7 of the PFC3 register to 0.												
Remark For details of specification of alternate-function pins, refer to 4.3.3 (8) Specification pins of port 3.												

# (6) Port 3 function control expansion register (PFCE3)<sup>Note</sup>

**Note** Only in the *μ*PD703215, 703215Y, 70F3215H, 70F3215HY

	After res	set: 00H	R/W	Address: Fl	FFF706H						
		7	6	5	4	3	2	1	0		
	PFCE3	0	0	0	PFCE34	PFCE33	0	0	0		
Remark For details of specification of alternate-function pins, refer to 4.3.3 (8) Sp alternate-function pins of port 3.											

## (7) Pull-up resistor option register 3 (PU3)

After res	set: 00H	R/W	Address: FF	FFFC46H				
	7	6	5	4	3	2	1	0
PU3	0	0	PU35	PU34	PU33	PU32	PU31	PU30
	PU3n		Control of o	n-chip pull-	up resistor	connectio	n (n = 0 to	5)
	0	Not conn	ected					
	1	Connecte	ed					
Cautio			oull-up res nask ROM		-	vided for	P36 to I	P39 by a

# (8) Specifying alternate-function pins of port $3^{Note}$

**Note** Only in the *µ*PD703215, 703215Y, 70F3215H, 70F3215HY

PFC35	Specification of Alternate-Function Pin of P35 Pin			
0	TI010 input			
1	TO01 output			

PFCE34	PFC34	Specification of Alternate-Function Pin of P34 Pin	
0	0	TI001 input	
0	1	Setting prohibited	
1	0	TIP01 input	
1	1	TOP01 output	

PFCE33	PFC33	Specification of Alternate-Function Pin of P33 Pin		
0	0	TI000 input		
0	1	TO00 output		
1	0	TIP00 input		
1	1	TOP00 output		

## 4.3.4 Port 4

Port 4 is a 3-bit I/O port for which I/O settings can be controlled in 1-bit units. Port 4 includes the following alternate functions.

#### Table 4-7. Alternate-Function Pins of Port 4

Pin Name	Pin	No.	Alternate Function	I/O	PULL <sup>Note</sup>	Remark	Block Type
	GC	GF					
P40	22	24	SI00	Input	Yes	-	D-1-2
P41	23	25	SO00	Output		N-ch open-drain output can	F-1
P42	24	26	SCK00	I/O		be selected.	F-2

**Note** Software pull-up function


Caution P40 and P42 have hysteresis characteristics when the alternate function is input, but not in the port mode.

**Remark** GC: 100-pin plastic LQFP (fine pitch)  $(14 \times 14)$ GF: 100-pin plastic QFP  $(14 \times 20)$ 

#### (1) Port 4 register (P4)

After res	et: 00H (o	utput latch)	R/W	Address	FFFFF408	8H		
	7	6	5	4	3	2	1	0
P4	0	0	0	0	0	P42	P41	P40
-								
_								
[	P4n		Control o	of output da	ata (in outpi	ut mode) (r	n = 0 to 2)	
	P4n 0	0 is output		of output da	ata (in outpi	ut mode) (r	n = 0 to 2)	


(2) Port 4 mode register (PM4)




After res	set: 00H	R/W A	Address: FF	FFF448H				
	7	6	5	4	3	2	1	0
PMC4	0	0	0	0	0	PMC42	PMC41	PMC40
	PMC42		Spe	cification of	P42 pin	operation m	ode	
	0	I/O port						
	1	SCK00 I/C	)					
	PMC41		Spe	cification of	P41 pin	operation m	ode	
	0	I/O port						
	1	SO00 out	put					
	PMC40		Spe	cification of	P40 pin	operation m	ode	
	0	I/O port						
	1	SI00 input	t					

## (3) Port 4 mode control register (PMC4)

#### (4) Port 4 function register (PF4)



#### (5) Pull-up resistor option register 4 (PU4)



## 4.3.5 Port 5

Port 5 is a 6-bit I/O port for which I/O settings can be controlled in 1-bit units. Port 5 includes the following alternate functions.

Pin Name	Pin	No.	Alternate Function	I/O	PULL <sup>Note</sup>	Remark	Block Type
	GC	GF					
P50	37	39	TI011/RTP00/KR0	I/O	Yes	_	E-5
P51	38	40	TI50/RTP01/KR1	I/O			E-5
P52	39	41	TO50/RTP02/KR2	I/O			E-4
P53	40	42	SIA0/RTP03/KR3	I/O			E-5
P54	41	43	SOA0/RTP04/KR4	I/O		N-ch open-drain output can	G-1
P55	42	44	SCKA0/RTP05/KR5	I/O		be selected.	G-2

# Table 4-8. Alternate-Function Pins of Port 5

**Note** Software pull-up function

## (1) Port 5 register (P5)

	After reset: 00H (output latch)			Address:	FFFFF40A	АH		
_	7	6	5	4	3	2	1	0
P5	0	0	P55	P54	P53	P52	P51	P50
_								
	P5n		Control c	of output da	ta (in outpu	ut mode) (r	n = 0 to 5)	
	0	0 is output						
	1	1 is output						


(2) Port 5 mode register (PM5)

After res	set: FFH	R/W	Address: Fl	FFF42AH					
	7	6	5	4	3	2	1	0	
PM5	1	1	PM55	PM54	PM53	PM52	PM51	PM50	
	PM5n			Control of	I/O mode (	(n = 0 to 5)			
	0	Output m	ode						
			nput mode						

After re	set: 00H	R/W	Address: Fl	-FFF44AH						
	7	6	5	4	3	2	1	0		
PMC5	0	0	PMC55	PMC54	PMC53	PMC52	PMC51	PMC50		
	PMC55			ecification c	f P55 pin c	peration m	node			
	0		KR5 input							
	1	SCKA0 I/O/RTP05 output								
	PMC54		Spe	ecification c	f P54 pin c	peration m	node			
	0	I/O port/ł	port/KR4 input							
	1	SOA0 output/RTP04 output								
	PMC53		Spe	ecification c	f P53 pin c	peration m	node			
	0	I/O port/ł	KR3 input							
	1	SIA0 input/RTP03 output								
	PMC52		Spe	ecification c	f P52 pin c	peration m	node			
	0	I/O port/ł	KR2 input							
	1	TO50 ou	tput/RTP02	output						
	PMC51		Spe	ecification c	f P51 pin c	peration m	node			
	0	I/O port/ł	KR1 input							
	1	TI50 inpu	ut/RTP01 ou	itput						
	PMC50		Specification of P50 pin operation mode							
	0	I/O port/ł	O port/KR0 input							
	1	TI011 inp	I011 input/RTP00 output							

## (3) Port 5 mode control register (PMC5)


## (4) Port 5 function register 5 (PF5)



#### (5) Port 5 function control register (PFC5)

After re	set: 00H	R/W	Address: Fl	FFFF46AH						
	7	6	5	4	3	2	1	0		
PFC5	0	0	PFC55	PFC54	PFC53	PFC52	PFC51	PFC50		
	PFC55		Specifi	cation of al	ternate-fun	ction pin of	P55 pin			
	0	SCKA0 I								
	1	RTP05 o	P05 output							
			•							
	PFC54		Specifi	cation of al	ternate-fun	ction pin of	P54 pin			
	0	SOA0 OL	itput							
	1	RTP04 o	utput							
	DEOFO		Oracaifi	antion of old		-	DE0 mim			
	PFC53 0	SIA0 inp		cation of al	lemale-lun	cuon pin oi	P53 pin			
	1	RTP03 o								
	L'	1111 05 0	uipui							
	PFC52		Specifi	cation of al	ternate-fun	ction pin of	P52 pin			
	0	TO50 ou	tput							
	1	RTP02 o	utput							
	PFC51			cation of al	ternate-fun	ction pin of	P51 pin			
	0	TI50 inpu								
	1	RTP01 o	utput							
	PFC50		Specifi	cation of al	ternate-fun	ction pin of	P50 pin			
	0	TI011 inp	out							
	1	RTP00 o	utput							

## (6) Pull-up resistor option register 5 (PU5)



## 4.3.6 Port 7

Port 7 is an 8-bit input-only port for which all the pins are fixed to input. Port 7 includes the following alternate functions.

Pin Name	Pin	No.	Alternate Function	I/O	PULL <sup>Note</sup>	Remark	Block Type
	GC	GF					
P70	100	2	ANIO	Input	No	-	A-1
P71	99	1	ANI1	Input			A-1
P72	98	100	ANI2	Input			A-1
P73	97	99	ANI3	Input			A-1
P74	96	98	ANI4	Input			A-1
P77	95	97	ANI5	Input			A-1
P76	94	96	ANI6	Input			A-1
P77	93	95	ANI7	Input			A-1

# Table 4-9. Alternate-Function Pins of Port 7

**Note** Software pull-up function

# (1) Port 7 register (P7)

After res	et: Undefi	ned R	Address	: FFFFF40	)EH						
	7	6	5	4	3	2	1	0			
P7	P77	P76	P75	P74	P73	P72	P71	P70			
	P7n			Input da	ita read (n :	= 0 to 7)					
	0	Input low level									
	1	1     Input high level									

## 4.3.7 Port 9

Port 9 is a 16-bit I/O port for which I/O settings can be controlled in 1-bit units. Port 9 includes the following alternate functions.

Pin Name	Pin	No.	Alternate Function	I/O	PULL <sup>Note</sup>	Remark	Block Type
	GC	GF					
P90	43	45	A0/TXD1/KR6	I/O	No	-	E-3
P91	44	46	A1/RXD1/KR7	I/O			E-1
P92	45	47	A2/TI020/TO02	I/O			E-3
P93	46	48	A3/TI021	I/O			E-2
P94	47	49	A4/TI030/TO03	I/O			E-3
P95	48	50	A5/TI031	I/O			E-2
P96	49	51	A6/TI51/TO51	I/O			E-3
P97	50	52	A7/SI01	I/O			E-2
P98	51	53	A8/SO01	Output		N-ch open-drain output can	G-4
P99	52	54	A9/SCK01	I/O		be specified.	G-3
P910	53	55	A10/SIA1	I/O		-	E-2
P911	54	56	A11/SOA1	Output		N-ch open-drain output can	G-4
P912	55	57	A12/SCKA1	I/O		be specified.	G-3
P913	56	58	A13/INTP4	I/O	1	Analog noise elimination	H-2
P914	57	59	A14/INTP5	I/O	]		H-2
P915	58	60	A15/INTP6	I/O	]		H-2

## Table 4-10. Alternate-Function Pins of Port 9

**Note** Software pull-up function

Caution P93, P95, P97, P99, P910, and P912 to P915 have hysteresis characteristics when the alternate function is input, but not in the port mode.

**Remark** GC: 100-pin plastic LQFP (fine pitch)  $(14 \times 14)$ GF: 100-pin plastic QFP  $(14 \times 20)$ 

## (1) Port 9 register (P9)

After res	set: 00H (o	utput latch)	R/W	Address:	P9H FFFI P9L FFFF	=F412H, =F412H, P9	)H FFFF4	13H				
	15	14	13	12	11	10	9	8				
P9 (P9H <sup>Note</sup> )	P915	P914	P913	P912	P911	P910	P99	P98				
	7	6	5	4	3	2	1	0				
(P9L)	P97	P96	P95	P94	P93	P92	P91	P90				
	P9n 0											
	1	1 is output	t									
	<b>Note</b> When reading from or writing to bits 8 to 15 of the P9 register in 8-bit or 1-bit units specify these bits as bits 0 to 7 of the P9H register.											
		n 8-bit or 1		Ũ	ster, 1 <b>es</b> p	couvery, t	nese regit	SIGIS CAIT	be read of			

## (2) Port 9 mode register (PM9)

After re	set: FFFFH	R/W	Address	PM9 FFF PM9L FFI	,	PM9H FFF	FF433H		
	15	14	13	12	11	10	9	8	_
PM9 (PM9H <sup>Note</sup> )	PM915	PM914	PM913	PM912	PM911	PM910	PM99	PM98	
	7	6	5	4	3	2	1	0	
(PM9L)	PM97	PM96	PM95	PM94	PM93	PM92	PM91	PM90	
	PM9n			Control of	I/O mode	(n = 0 to 5)			
	0	Output mo	ode						
	1	Input mod	е						
Remark	cify these The PM9 However,	bits as bit register ca when the I register a	s 0 to 7 of an be read higher 8 and as the	f the PM9 d or writte bits and ti	H register n in 16-bit ne lower {	t units. 3 bits of th	ne PM9 re	8-bit or 1-l egister are ster can be	used as

(3) Port 9 mode control register (PMC9)

Caution When using port 9 as the A0 to A15 pins, set the PMC9 register to FFFFH in 16-bit units.

				PMC9L FF	FFF452H,	PMC9H FI	FFFF453H						
	15	14	13	12	11	10	9	8					
PMC9 (PMC9H <sup>Note</sup> )	PMC915	PMC914	PMC913	PMC912	PMC911	PMC910	PMC99	PMC98					
	7	6	5	4	3	2	1	0					
(PMC9L)	PMC97	PMC96	PMC95	PMC94	PMC93	PMC92	PMC91	PMC90					
	PMC915		Specification of P915 pin operation mode										
	0	I/O port											
	1	A15 output/INTP6 input											
	PMC914	Specification of P914 pin operation mode											
	0	I/O port											
	1	A14 output/INTP5 input											
	PMC913		Specification of P913 pin operation mode										
	0	I/O port											
	1	A13 outpu	t/INTP4 inp	but									
	PMC912	Specification of P912 pin operation mode											
	0	I/O port											
	1	A12 output/SCKA1 I/O											
	PMC911	Specification of P911 pin operation mode											
	0	I/O port											
	1	A11 output/SOA1 output											
	PMC910		Spee	cification of	P910 pin	operation n	node						
	0	I/O port											
	1	A10 outpu	t/SIA1 inpu	ıt									
	PMC99		Spe	cification o	f P99 pin c	peration m	ode						
	0	I/O port											
	1	A9 output/	SCK01 I/O										
	PMC98		Spe	ecification o	f P98 pin o	peration m	ode						
	0	I/O port											
	1	A8 output/	SO01 outp	out									
Note Whe	n reading						ister in 8-	bit or 1-bi					

However, when the higher 8 bits and the lower 8 bits of the PMC9 register are used as the PMC9H register and as the PMC9L register, respectively, these registers can be read or written in 8-bit or 1-bit units.

PMC97	Specification of P97 pin operation mode
0	I/O port
1	A7 output/SI01 input
PMC96	Specification of P96 pin operation mode
0	I/O port/TI51 input
1	A6 output/TO51 output
PMC95	Specification of P95 pin operation mode
0	I/O port
1	A5 output/TI031 input
PMC94	Specification of P94 pin operation mode
0	I/O port/TI030 input
1	A4 output/TO03 output
PMC93	Specification of P93 pin operation mode
	I/O port
0	
0	A3 output/TI021 input
	•
1	A3 output/TI021 input
1 PMC92	A3 output/TI021 input Specification of P92 pin operation mode
1 PMC92 0	A3 output/TI021 input Specification of P92 pin operation mode I/O port/TI020 input
1 PMC92 0 1	A3 output/TI021 input Specification of P92 pin operation mode I/O port/TI020 input A2 output/TO02 output
1 PMC92 0 1 PMC91	A3 output/TI021 input Specification of P92 pin operation mode I/O port/TI020 input A2 output/TO02 output Specification of P91 pin operation mode
1 PMC92 0 1 PMC91 0	A3 output/TI021 input Specification of P92 pin operation mode I/O port/TI020 input A2 output/TO02 output Specification of P91 pin operation mode I/O port/KR7 input
1 PMC92 0 1 PMC91 0 1	A3 output/TI021 input Specification of P92 pin operation mode I/O port/TI020 input A2 output/TO02 output Specification of P91 pin operation mode I/O port/KR7 input A1 output/RXD1 input

(2/2)

# (4) Port 9 function register H (PF9H)

After res	et: 00H	R/W	Address: Fl	FFFC73H							
	7	6	5	4	3	2	1	0			
PF9H	0	0	0	PF912	PF911	0	PF99	PF98			
	PF9n	On Control of normal output/N-ch open-drain output (n = 0, 1, 3, 4)									
	0	Normal o	utput								
	1	N-ch ope	n-drain out	out							
Cautio	funct Be s outp	tion pins, ure to s ut.	set in the	e followin ort latch t	g sequen o 1 befo	ice. re settin	ig the pir	n to N-ch	ut alternate- 1 open-drain		

(5) Port 9 function control register (PFC9)

Caution When using port 9 as the A0 to A15 pins, set the PFC9 register to 0000H in 16-bit units.

Alterite	eset: 0000H	R/W	Address.	PFC9 FFF PFC9L FF	,	PFC9H FF	FFF473H						
	15	14	13	12	11	10	9	8					
PFC9 (PFC9H <sup>Note</sup> )	PFC915	PFC914	PFC913	PFC912	PFC911	PFC910	PFC99	PFC98					
	7	6	5	4	3	2	1	0					
(PFC9L)	PFC97	PFC96	PFC95	PFC94	PFC93	PFC92	PFC91	PFC90					
	PFC915		Specific	ation of alte	ernate-fund	ction pin of	P915 pin						
	0	A15 outpu	ıt										
	1	INTP6 inp	ut										
	PFC914		Specification of alternate-function pin of P914 pin										
	0	A14 outpu	ıt										
	1	INTP5 inp	NTP5 input										
	PFC913		Specific	ation of alte	ernate-fund	ction pin of	P913 pin						
	0	A13 outpu	ıt										
	1	INTP4 inp	ut										
	PFC912		Specific	ation of alte	ernate-fund	ction pin of	P912 pin						
	0	A12 output											
	1	SCKA1 I/O											
	PFC911		Specification of alternate-function pin of P911 pin										
	0	A11 outpu											
	1	SOA1 out	put										
	PFC910		Specific	ation of alte	ernate-fund	ction pin of	P910 pin						
	0	A10 outpu											
	1	SIA1 inpu	t										
	PFC99		Specific	cation of alt	ernate-fun	ction pin of	P99 pin						
	0	A9 output											
	1	SCK01 I/C	)										
	PFC98		Specific	cation of alt	ernate-fun	ction pin of	P98 pin						
	0	A8 output											
	1	SO01 out	out										
Note Whe	en reading	from or w	vriting to	bits 8 to 1	15 of the	PFC9 rec	jister in 8	-bit or 1-					

However, when the higher 8 bits and the lower 8 bits of the PFC9 register are used as the PFC9H register and as the PFC9L register, respectively, these registers can be read or written in 8-bit or 1-bit units.

(2	(2)

PFC97	Specification of alternate-function pin of P97 pin
0	
-	A7 output
1	SI01 input
PFC96	Specification of alternate-function pin of P96 pin
0	A6 output
1	TO51 output
PFC95	Specification of alternate-function pin of P95 pin
0	A5 output
1	TI031 input
PFC94	Specification of alternate-function pin of P94 pin
0	A4 output
1	TO03 output
PFC93	Specification of alternate-function pin of P93 pin
0	A3 output
1	TI021 input
PFC92	Specification of alternate-function pin of P92 pin
0	A2 output
1	TO02 output
PFC91	Specification of alternate-function pin of P91 pin
0	A1 output
1	RXD1 input
PFC90	Specification of alternate-function pin of P90 pin
0	A0 output

## (6) Pull-up resistor option register 9 (PU9)

Aller Tes	set: 0000H	R/W	Address:	PU9 FFFF PU9L FFF	,	PU9H FFFF	FC53H	
	15	14	13	12	11	10	9	8
PU9 (PU9H <sup>Note</sup> )	PU915	PU914	PU913	PU912	PU911	PU910	PU99	PU98
	7	6	5	4	3	2	1	0
(PU9L)	PU97	PU96	PU95	PU94	PU93	PU92	PU91	PU90
	0	Not conne Connecte						
Note Whe		g from or bits as bit	-				gister in a	8-bit or 1-
		register ca when the					he PU9 re	egister are
								0

## 4.3.8 Port CM

Port CM is a 4-bit I/O port for which I/O settings can be controlled in 1-bit units. Port CM includes the following alternate functions.

## Table 4-11. Alternate-Function Pins of Port CM

Pin Name	Pin	No.	Alternate Function	I/O	PULL <sup>Note</sup>	Remark	Block Type
	GC	GF					
PCM0	61	63	WAIT	Input	No	-	C-1
PCM1	62	64	CLKOUT	Output			C-2
PCM2	63	65	HLDAK	Output			C-2
PCM3	64	66	HLDRQ	Input			C-1

Note Software pull-up function

RemarkGC:100-pin plastic LQFP (fine pitch) ( $14 \times 14$ )GF:100-pin plastic QFP ( $14 \times 20$ )

## (1) Port CM register (PCM)

After res	et: 00H (o	utput latch)	R/W	Address	FFFFF000	СН			
	7	6	5	4	3	2	1	0	
PCM	0	0	0	0	PCM3	PCM2	PCM1	PCM0	
	PCMn		Control of output data (in output mode) $(n = 0 \text{ to } 3)$						
	0	0 is output							
	1	1 is output							

#### (2) Port CM mode register (PMCM)

After res	set: FFH	R/W	Address: F	FFFF02CH						
	7	6	5	4	3	2	1	0		
PMCM	1	1	1	1	PMCM3	PMCM2	PMCM1	PMCM0		
	PMCMn		Control of I/O mode (n = 0 to 3)							
	0	Output m	Output mode							
	1	Input mod	de							

After re	set: 00H	R/W	Address: FF	FFF04CH									
	7	6	5	4	3	2	1	0					
PMCCM	0	0	0	0	PMCCM3	PMCCM2	PMCCM1	PMCCM0					
	РМССМЗ		Spec	cification of	PCM3 pin	operation r	node						
	0	I/O port	) port										
	1	HLDRQ ir	LDRQ input										
	PMCCM2		Specification of PCM2 pin operation mode										
	0	I/O port											
	1	HLDAK o	HLDAK output										
	PMCCM1		Spec	cification of	PCM1 pin	operation r	node						
	0	I/O port											
	1	CLKOUT	output										
	PMCCM0	PMCCM0 Specification of PCM0 pin operation mode											
	0	I/O port											
	1	WAIT inpu	ut										

## (3) Port CM mode control register (PMCCM)

## 4.3.9 Port CS

Port CS is a 2-bit I/O port for which I/O settings can be controlled in 1-bit units. Port CS includes the following alternate functions.

## Table 4-12. Alternate-Function Pins of Port CS

Pin Name	Pin	No.	Alternate Function	I/O	PULL <sup>Note</sup>	Remark	Block Type
	GC	GF					
PCS0	59	61	CS0	Output	No	-	C-3
PCS1	60	62	CS1	Output			C-3

**Note** Software pull-up function

## (1) Port CS register (PCS)

After res	et: 00H (o	utput latch)	R/W	Address	: FFFFF008	Η		
	7	6	5	4	3	2	1	0
PCS	0	0	0	0	0	0	PCS1	PCS0
	PCSn		Control	of output d	lata (in outp	ut mode)	(n = 0, 1)	
	0	0 is output						
	1	1 is output						

#### (2) Port CS mode register (PMCS)

After res	set: FFH	R/W	Address: F	FFFF028H				
	7	6	5	4	3	2	1	0
PMCS	1	1	1	1	1	1	PMCS1	PMCS0
	PMCSn			Control of	/O mode	(n = 0, 1)		
	0	Output mo	ode					
	1	Input mod	le					

RemarkGC:100-pin plastic LQFP (fine pitch) ( $14 \times 14$ )GF:100-pin plastic QFP ( $14 \times 20$ )

(3)	Port CS	mode	control	register	(PMCCS)
-----	---------	------	---------	----------	---------

After res	set: 00H	R/W	Address: Ff	FFF048H				
	7	6	5	4	3	2	1	0
PMCCS	0	0	0	0	0	0	PMCCS1	PMCCS0
	PMCCSn		Specifica	tion of PCS	n pin oper	ation mod	de (n = 0, 1)	
	0	I/O port						
	1	CSn outp	ut					

## 4.3.10 Port CT

Port CT is a 4-bit I/O port for which I/O settings can be controlled in 1-bit units. Port CT includes the following alternate functions.

## Table 4-13. Alternate-Function Pins of Port CT

Pin Name	Pin	No.	Alternate Function	I/O	PULL <sup>Note</sup>	Remark	Block Type
	GC	GF					
PCT0	65	67	WR0	Output	No	-	C-3
PCT1	66	68	WR1	Output			C-3
PCT4	67	69	RD	Output			C-3
PCT6	68	70	ASTB	Output			C-3

Note Software pull-up function

RemarkGC:100-pin plastic LQFP (fine pitch) ( $14 \times 14$ )GF:100-pin plastic QFP ( $14 \times 20$ )

## (1) Port CT register (PCT)

After res	et: 00H (o	utput latch)	R/W	Address:	FFFFF00A	٩H		
	7	6	5	4	3	2	1	0
PCT	0	PCT6	0	PCT4	0	0	PCT1	PCT0
			Control of	output data	(in output	mada) (n	-0146)	
	PCTn		Control of	output uata	(in output	mode) (n =	= 0, 1, 4, 0)	
	PCTn 0	0 is output		oulput data		mode) (n :	= 0, 1, 4, 0)	

#### (2) Port CT mode register (PMCT)

After res	et: FFH	R/W Ad	dress: I	FFFFF02AH				
	7	6	5	4	3	2	1	0
PMCT	1	PMCT6	1	PMCT4	1	1	PMCT1	PMCT0
				· · ·				
	PMCTn			Control of I/C	D mode (n	= 0, 1, 4,	6)	
	0	Output mod	le					

After re	set: 00H	R/W Add	dress: I	FFFF04AH				
	7	6	5	4	3	2	1	0
PMCCT	0	PMCCT6	0	PMCCT4	0	0	PMCCT1	PMCCT0
	PMCCT6		Sp	ecification of I	CT6 pin	operation	n mode	
	0	I/O port						
	1	ASTB outpu	t					
	PMCCT4		Sp	ecification of I	PCT4 pin	operatior	n mode	
	0	I/O port						
	1	RD output						
	PMCCT1		Sp	ecification of I	PCT1 pin	operatior	n mode	
	0	I/O port						
	1	WR1 output						
	PMCCT0		Sp	ecification of	PCT0 pin	operatio	n mode	
	0	I/O port						
	1	WR0 output						

# (3) Port CT mode control register (PMCCT)

## 4.3.11 Port DH

Port DH is a 6-bit I/O port for which I/O settings can be controlled in 1-bit units. Port DH includes the following alternate functions.

Pin Name	Pin	No.	Alternate Function	I/O	PULL <sup>Note</sup>	Remark	Block Type
	GC	GF					
PDH0	87	89	A16	Output	No	-	C-3
PDH1	88	90	A17	Output			C-3
PDH2	89	91	A18	Output			C-3
PDH3	90	92	A19	Output			C-3
PDH4	91	93	A20	Output	]		C-3
PDH5	92	94	A21	Output			C-3

# Table 4-14. Alternate-Function Pins of Port DH

**Note** Software pull-up function

#### (1) Port DH register (PDH)

After res	set: 00H (o	utput latch)	R/W	Address:	FFFFF006	6H		
	7	6	5	4	3	2	1	0
PDH	0	0	PDH5	PDH4	PDH3	PDH2	PDH1	PDH0
	PDHn		Control c	of output da	ita (in outpu	ut mode) (r	n = 0 to 5)	
	0	0 is output						
	1	1 is output						

# (2) Port DH mode register (PMDH)

7         6         5         4         3         2         1         0           PMDH         1         1         PMDH5         PMDH4         PMDH3         PMDH2         PMDH1         PMDH0
PMDH 1 1 PMDH5 PMDH4 PMDH3 PMDH2 PMDH1 PMDH0
PMDHn Control of I/O mode (n = 0 to 5)
0 Output mode
1 Input mode

# (3) Port DH mode control register (PMCDH)

After res	et: 00H	R/W	Address: FF	FFF046H						
	7	6	5	4	3	2	1	0		
PMCDH	0	0	PMCDH5	PMCDH4	PMCDH3	PMCDH2	PMCDH1	PMCDH0		
	PMCDHn		Specification of PDHn pin operation mode ( $n = 0$ to 5)							
	0	I/O port								
	1	Am outpu	ıt (address b	bus output)	(m = 16 to	21)				
Caution		• •	ng the por of the alter			n for eac	h bit, pay	/ careful a		

## 4.3.12 Port DL

Port DL is a 16-bit I/O port for which I/O settings can be controlled in 1-bit units. Port DL includes the following alternate functions.

Pin Name	Pin No.		Alternate Function	I/O	PULL <sup>Note</sup>	Remark	Block Type
	GC	GF					
PDL0	71	73	AD0	I/O	No	-	C-4
PDL1	72	74	AD1	I/O			C-4
PDL2	73	75	AD2	I/O			C-4
PDL3	74	76	AD3	I/O			C-4
PDL4	75	77	AD4	I/O			C-4
PDL5	76	78	AD5	I/O			C-4
PDL6	77	79	AD6	I/O			C-4
PDL7	78	80	AD7	I/O			C-4
PDL8	79	81	AD8	I/O			C-4
PDLDL	80	82	AD9	I/O			C-4
PDL10	81	83	AD10	I/O			C-4
PDL11	82	84	AD11	I/O			C-4
PDL12	83	85	AD12	I/O			C-4
PDL13	84	86	AD13	I/O			C-4
PDL14	85	87	AD14	I/O			C-4
PDL15	86	88	AD15	I/O			C-4

Table 4-15. A	Iternate-Function	Pins of Port DL
---------------	-------------------	-----------------

**Note** Software pull-up function

 $\label{eq:Remark} \begin{array}{ll} \mbox{GC: 100-pin plastic LQFP (fine pitch) (14 \times 14)} \end{array}$ 

GF: 100-pin plastic QFP ( $14 \times 20$ )

# (1) Port DL register (PDL)

After re	After reset: 00H (output latch) R/W					Address: PDL FFFF6004H, PDLL FFFF6004H, PDLH FFFF6005H						
	15	14	13	12	11	10	9	8				
PDL (PDLH <sup>Note</sup> )	PDL15	PDL14	PDL13	PDL12	PDL11	PDL10	PDL9	PDL8				
	7	6	5	4	3	2	1	0				
(PDLL)	PDL7	PDL6	PDL5	PDL4	PDL3	PDL2	PDL1	PDL0				
	PDLn	PDLn Control of output data (in output mode) (n = 0 to 15)										
	0	0 is output										
	1	1 1 is output										
<b>Note</b> Wh spe		g from or bits as bit	-				gister in 8	8-bit or 1-l	bit units,			
	However, the PDLH		higher 8 and as the	bits and t PDLL re	he lower	8 bits of tl		egister are gisters can				

# (2) Port DL mode register (PMDL)

After res	et: FFFFH	R/W	Address:	PMDL FF PMDLL F	,	, PMDLH F	FFFF025H	1		
	15	14	13	12	11	10	9	8		
PMDL (PMDLH <sup>Note</sup> )	PMDL15	PMDL14	PMDL13	PMDL12	PMDL11	PMDL10	PMDL9	PMDL8		
	7	6	5	4	3	2	1	0		
(PMDLL)	PMDL7	PMDL6	PMDL5	PMDL4	PMDL3	PMDL2	PMDL1	PMDL0		
	PMDLn			Control of	I/O mode (i	n = 0 to 15)	)			
	0	Output mo	ode							
	1	Input mode								
<ul> <li>Note When reading from or writing to bits 8 to 15 of the PMDL register in 8-bit or 1-bit units, specify these bits as bits 0 to 7 of the PMDLH register.</li> <li>Remark The PMDL register can be read or written in 16-bit units. However, when the higher 8 bits and the lower 8 bits of the PMDL register are used as the PMDLH register and as the PMDLL register, respectively, these registers can be read or written in 8-bit or 1-bit units.</li> </ul>										

## (3) Port DL mode control register (PMCDL)

After re	eset: 0000H	R/W	Address:		FFFF044H FFFFF044ł	,	H FFFF04	I5H		
	15	14	13	12	11	10	9	8		
PMCDL (PMCDLH <sup>Note</sup> )	PMCDL15	PMCDL14	PMCDL13	PMCDL12	PMCDL11	PMCDL10	PMCDL9	PMCDL8		
	7	6	5	4	3	2	1	0		
(PMCDLL)	PMCDL7	PMCDL6	PMCDL5	PMCDL4	PMCDL3	PMCDL2	PMCDL1	PMCDL0		
	PMCDLn     Specification of PDLn pin operation mode (n = 0 to 15)       0     I/O port									
	1	I/O port	address/da	ta hus I/O)						
<ul> <li>Note When reading from or writing to bits 8 to 15 of the PMCDL register in 8-bit or 1-bit units, specify these bits as bits 0 to 7 of the PMCDLH register.</li> <li>Caution When specifying the port/alternate function for each bit, pay careful attention to the operation of the alternate functions.</li> </ul>										
<b>Remark</b> The PMCDL register can be read or written in 16-bit units. However, when the higher 8 bits and the lower 8 bits of the PMCDL register are use as the PMCDLH register and as the PMCDLL register, respectively, these register can be read or written in 8-bit or 1-bit units.										

## 4.4 Block Diagrams

Figure 4-2. Block Diagram of Type A-1





Figure 4-3. Block Diagram of Type A-2






Figure 4-4. Block Diagram of Type C-1




Figure 4-5. Block Diagram of Type C-2




Figure 4-6. Block Diagram of Type C-3




Figure 4-7. Block Diagram of Type C-4




Figure 4-8. Block Diagram of Type D-1-1




Figure 4-9. Block Diagram of Type D-1-2




Figure 4-10. Block Diagram of Type D-2




Figure 4-11. Block Diagram of Type E-1




Figure 4-12. Block Diagram of Type E-2





Figure 4-13. Block Diagram of Type E-3








Figure 4-15. Block Diagram of Type E-5




Figure 4-16. Block Diagram of Type E-6




Figure 4-17. Block Diagram of Type F-1




Figure 4-18. Block Diagram of Type F-2






Figure 4-19. Block Diagram of Type G-1












Figure 4-22. Block Diagram of Type G-4




Figure 4-23. Block Diagram of Type G-7-1





Figure 4-24. Block Diagram of Type G-7-2








Figure 4-26. Block Diagram of Type H-2

2. There are no hysteresis characteristics in the port mode.




Figure 4-27. Block Diagram of Type J




Figure 4-28. Block Diagram of Type K

# 4.5 Port Register Setting When Alternate Function Is Used

Table 4-16 shows the port register settings when each port is used for an alternate function. When using a port pin as an alternate-function pin, refer to description of each pin.

Pin Name	Name Alternate Function		Pnx Bit of Pn Register	PMnx Bit of PMn Register	PMCnx Bit of	PFCnx Bit of	Other Bits (Registers)
	Function Name	I/O	_		PMCn Register	PFCn Register	
P00	ТОН0	Output	P00 = Setting not required	PM00 = Setting not required	PMC00 = 1	-	_
P01	TOH1	Output	P01 = Setting not required	PM01 = Setting not required	PMC01 = 1	-	_
P02	NMI	Input	P02 = Setting not required	PM02 = Setting not required	PMC02 = 1	-	_
P03	INTP0	Input	P03 = Setting not required	PM03 = Setting not required	PMC03 = 1	-	_
P04	INTP1	Input	P04 = Setting not required	PM04 = Setting not required	PMC04 = 1	-	_
P05	INTP2	Input	P05 = Setting not required	PM05 = Setting not required	PMC05 = 1	-	_
P06	INTP3	Input	P06 = Setting not required	PM06 = Setting not required	PMC06 = 1	-	_
P10	ANO0	Output	P10 = Setting not required	PM10 = 1 <sup>Note 1</sup>	-	-	_
P11	ANO1	Output	P11 = Setting not required	PM11 = 1 <sup>Note 1</sup>	-	-	_
P30	TXD0	Output	P30 = Setting not required	PM30 = Setting not required	PMC30 = 1	-	_
P31	RXD0	Input	P31 = Setting not required	PM31 = Setting not required	PMC31 = 1	-	_
P32	ASCK0	Input	P32 = Setting not required	PM32 = Setting not required	PMC32 = 1	-	_
P33	Т1000	Input	P33 = Setting not required	PM33 = Setting not required	PMC33 = 1	PFC33 = 0	$PFCE33 \ (PFCE3) = 0^{Note 2}$
	ТО00	Output	P33 = Setting not required	PM33 = Setting not required	PMC33 = 1	PFC33 = 1	$PFCE33 \ (PFCE3) = 0^{Note 2}$
	TIP00 <sup>Note 2</sup>	Input	P33 = Setting not required	PM33 = Setting not required	PMC33 = 1	PFC33 = 0	PFCE33 (PFCE3) = 1
	TOP00 <sup>Note 2</sup>	Output	P33 = Setting not required	PM33 = Setting not required	PMC33 = 1	PFC33 = 1	PFCE33 (PFCE3) = 1
P34	TI001	Input	P34 = Setting not required	PM34 = Setting not required	PMC34 = 1	$PFC34 = 0^{Note 2}$	$PFCE34 \ (PFCE3) = 0^{Note 2}$
	TIP01 <sup>Note 2</sup>	Input	P34 = Setting not required	PM34 = Setting not required	PMC34 = 1	PFC34 = 0	PFCE34 (PFCE3) = 1
	TOP01 <sup>Note 2</sup>	Output	P34 = Setting not required	PM34 = Setting not required	PMC34 = 1	PFC34 = 1	PFCE34 (PFCE3) = 1
P35	TI010	Input	P35 = Setting not required	PM35 = Setting not required	PMC35 = 1	PFC35 = 0	-
	TO01	Output	P35 = Setting not required	PM35 = Setting not required	PMC35 = 1	PFC35 = 1	_
P38	SDA0 <sup>Note 3</sup>	I/O	P38 = 1	PM38 = Setting not required	PMC38 = 1	-	PF38 (PF3) = 1
P39	SCL0 <sup>Note 3</sup>	I/O	P39 = 1	PM39 = Setting not required	PMC39 = 1	-	PF39 (PF3) = 1

 Table 4-16. Settings When Port Pins Are Used for Alternate Functions (1/5)

**Notes 1.** When setting the ANO0 and ANO1 pins, set PM1 register = FFH all together.

**2.** Only in the μPD703215, 703215Y, 70F3215H, 70F3215HY

**3.** Only in products with an I<sup>2</sup>C bus (Y products)

161

			Table 4-16. Settings V	When Port Pins Are Used for	Alternate Func	tions (2/5)	
Pin Name			Pnx Bit of Pn Register	PMnx Bit of PMn Register	PMCnx Bit of	PFCnx Bit of	Other Bits (Registers)
	Function Name	I/O			PMCn Register	PFCn Register	
P40	SI00	Input	P40 = Setting not required	PM40 = Setting not required	PMC40 = 1	-	_
P41	SO00	Output	P41 = Setting not required	PM41 = Setting not required	PMC41 = 1	-	PF41 (PF4) = Don't care
P42	SCK00	I/O	P42 = Setting not required	PM42 = Setting not required	PMC42 = 1	-	PF42 (PF4) = Don't care
P50	TI011	Input	P50 = Setting not required	PM50 = Setting not required	PMC50 = 1	PFC50 = 0	_
	RTP00	Output	P50 = Setting not required	PM50 = Setting not required	PMC50 = 1	PFC50 = 1	_
	KR0	Input	P50 = Setting not required	PM50 = 1	PMC50 = 0	PFC50 = 0	KRM0 (KRM) = 1
P51	TI50	Input	P51 = Setting not required	PM51 = Setting not required	PMC51 = 1	PFC51 = 0	_
	RTP01	Output	P51 = Setting not required	PM51 = Setting not required	PMC51 = 1	PFC51 = 1	_
	KR1	Input	P51 = Setting not required	PM51 = 1	PMC51 = 0	PFC51 = 0	KRM1 (KRM) = 1
P52	TO50	Output	P52 = Setting not required	PM52 = Setting not required	PMC52 = 1	PFC52 = 0	_
	RTP02	Output	P52 = Setting not required	PM52 = Setting not required	PMC52 = 1	PFC52 = 1	_
	KR2	Input	P52 = Setting not required	PM52 = 1	PMC52 = 0	PFC52 = 0	KRM2 (KRM) = 1
P53	SIA0	Input	P53 = Setting not required	PM53 = Setting not required	PMC53 = 1	PFC53 = 0	_
	RTP03	Output	P53 = Setting not required	PM53 = Setting not required	PMC53 = 1	PFC53 = 1	_
	KR3	Input	P53 = Setting not required	PM53 = 1	PMC53 = 0	PFC53 = 0	KRM3 (KRM) = 1
P54	SOA0	Output	P54 = Setting not required	PM54 = Setting not required	PMC54 = 1	PFC54 = 0	PF54 (PF5) = Don't care
	RTP04	Output	P54 = Setting not required	PM54 = Setting not required	PMC54 = 1	PFC54 = 1	PF54 (PF5) = 0
	KR4	Input	P54 = Setting not required	PM54 = 1	PMC54 = 0	PFC54 = 0	PF54 (PF5) = 0, KRM4 (KRM) = 1
P55	SCKA0	I/O	P55 = Setting not required	PM55 = Setting not required	PMC55 = 1	PFC55 = 0	PF55 (PF5) = Don't care
	RTP05	Output	P55 = Setting not required	PM55 = Setting not required	PMC55 = 1	PFC55 = 1	PF55 (PF5) = 0
	KR5	Input	P55 = Setting not required	PM55 = 1	PMC55 = 0	PFC55 = 0	PF55 (PF5) = 0, KRM5 (KRM) = 1
P70	ANIO	Input	P70 = Setting not required	-	_	_	_
P71	ANI1	Input	P71 = Setting not required	-	_	_	_
P72	ANI2	Input	P72 = Setting not required	-	-	-	_
P73	ANI3	Input	P73 = Setting not required	-	_	-	_

Table 4-16. Settings When Port Pins Are Used for Alternate Functions (2/5)

Pin Name	Name Alternate Function		Pnx Bit of Pn Register	PMnx Bit of PMn Register	PMCnx Bit of	PFCnx Bit of	Other Bits (Registers)
	Function Name	I/O			PMCn Register	PFCn Register	
P74	ANI4	Input	P74 = Setting not required	-	-	_	_
P75	ANI5	Input	P75 = Setting not required	-	-	_	_
P76	ANI6	Input	P76 = Setting not required	-	-	_	_
P77	ANI7	Input	P77 = Setting not required	-	-	-	_
P90	A0	Output	P90 = Setting not required	PM90 = Setting not required	PMC90 = 1	PFC90 = 0	Note
	TXD1	Output	P90 = Setting not required	PM90 = Setting not required	PMC90 = 1	PFC90 = 1	_
	KR6	Input	P90 = Setting not required	PM90 = 1	PMC90 = 0	PFC90 = 0	KRM6 (KRM) = 1
P91	A1	Output	P91 = Setting not required	PM91 = Setting not required	PMC91 = 1	PFC91 = 0	Note
	RXD1	Input	P91 = Setting not required	PM91 = Setting not required	PMC91 = 1	PFC91 = 1	_
	KR7	Input	P91 = Setting not required	PM91 = 1	PMC91 = 0	PFC91 = 0	KRM7 (KRM) = 1
P92	A2	Output	P92 = Setting not required	PM92 = Setting not required	PMC92 = 1	PFC92 = 0	Note
	TI020	Input	P92 = Setting not required	PM92 = 1	PMC92 = 0	PFC92 = 0	_
	TO02	Output	P92 = Setting not required	PM92 = Setting not required	PMC92 = 1	PFC92 = 1	_
P93	A3	Output	P93 = Setting not required	PM93 = Setting not required	PMC93 = 1	PFC93 = 0	Note
	TI021	Input	P93 = Setting not required	PM93 = Setting not required	PMC93 = 1	PFC93 = 1	-
P94	A4	Output	P94 = Setting not required	PM94 = Setting not required	PMC94 = 1	PFC94 = 0	Note
	TI030	Input	P94 = Setting not required	PM94 = 1	PMC94 = 0	PFC94 = 0	_
	ТО03	Output	P94 = Setting not required	PM94 = Setting not required	PMC94 = 1	PFC94 = 1	_
P95	A5	Output	P95 = Setting not required	PM95 = Setting not required	PMC95 = 1	PFC95 = 0	Note
	TI031	Input	P95 = Setting not required	PM95 = Setting not required	PMC95 = 1	PFC95 = 1	_
P96	A6	Output	P96 = Setting not required	PM96 = Setting not required	PMC96 = 1	PFC96 = 0	Note
	TI51	Input	P96 = Setting not required	PM96 = 1	PMC96 = 0	PFC96 = 0	_
	TO51	Output	P96 = Setting not required	PM96 = Setting not required	PMC96 = 1	PFC96 = 1	_
P97	A7	Output	P97 = Setting not required	PM97 = Setting not required	PMC97 = 1	PFC97 = 0	Note
	SI01	Input	P97 = Setting not required	PM97 = Setting not required	PMC97 = 1	PFC97 = 1	-

**CHAPTER 4 PORT FUNCTIONS** 

Table 4-16. Settings When Port Pins Are Used for Alternate Functions (3/5)

163 Note When setting the A0 to A15 pins, set the PFC9 register to 0000H and the PMC9 register to FFFFH in 16-bit units.

				Them Fort Fills Are Used for A			
Pin Name	Name Alternate Function		Pnx Bit of Pn Register	Pnx Bit of Pn Register PMnx Bit of PMn Register		PFCnx Bit of	Other Bits (Registers)
	Function Name	I/O			PMCn Register	PFCn Register	
P98	A8	Output	P98 = Setting not required	PM98 = Setting not required	PMC98 = 1	PFC98 = 0	<b>Note</b> , PF98 (PF9) = 0
	SO01	Output	P98 = Setting not required	PM98 = Setting not required	PMC98 = 1	PFC98 = 1	PF98 (PF9) = Don't care
P99	A9	Output	P99 = Setting not required	PM99 = Setting not required	PMC99 = 1	PFC99 = 0	<b>Note</b> , PF98 (PF9) = 0
	SCK01	I/O	P99 = Setting not required	PM99 = Setting not required	PMC99 = 1	PFC99 = 1	PF98 (PF9) = Don't care
P910	A10	Output	P910 = Setting not required	PM910 = Setting not required	PMC910 = 1	PFC910 = 0	Note
	SIA1	Input	P910 = Setting not required	PM910 = Setting not required	PMC910 = 1	PFC910 = 1	-
P911	A11	Output	P911 = Setting not required	PM911 = Setting not required	PMC911 = 1	PFC911 = 0	<b>Note</b> , PF911 (PF9) = 0
	SOA1	Output	P911 = Setting not required	PM911 = Setting not required	PMC911 = 1	PFC911 = 1	PF911 (PF9) = Don't care
P912	A12	Output	P912 = Setting not required	PM912 = Setting not required	PMC912 = 1	PFC912 = 0	<b>Note</b> , PF912 (PF9) = 0
	SCKA1	I/O	P912 = Setting not required	PM912 = Setting not required	PMC912 = 1	PFC912 = 1	PF912 (PF9) = Don't care
P913	A13	Output	P913 = Setting not required	PM913 = Setting not required	PMC913 = 1	PFC913 = 0	Note
	INTP4	Input	P913 = Setting not required	PM913 = Setting not required	PMC913 = 1	PFC913 = 1	-
P914	A14	Output	P914 = Setting not required	PM914 = Setting not required	PMC914 = 1	PFC914 = 0	Note
	INTP5	Input	P914 = Setting not required	PM914 = Setting not required	PMC914 = 1	PFC914 = 1	-
P915	A15	Output	P915 = Setting not required	PM915 = Setting not required	PMC915 = 1	PFC915 = 0	Note
	INTP6	Input	P915 = Setting not required	PM915 = Setting not required	PMC915 = 1	PFC915 = 1	-
PCM0	WAIT	Input	PCM0 = Setting not required	PMCM0 = Setting not required	PMCCM0 = 1	_	-
PCM1	CLKOUT	Output	PCM1 = Setting not required	PMCM1 = Setting not required	PMCCM1 = 1	-	-
PCM2	HLDAK	Output	PCM2 = Setting not required	PMCM2 = Setting not required	PMCCM2 = 1	-	_
PCM3	HLDRQ	Input	PCM3 = Setting not required	PMCM3 = Setting not required	PMCCM3 = 1	_	-
PCS0	CS0	Output	PCS0 = Setting not required	PMCS0 = Setting not required	PMCCS0 = 1	-	-
PCS1	CS1	Output	PCS1 = Setting not required	PMCS1 = Setting not required	PMCCS1 = 1	_	_

 Table 4-16.
 Settings When Port Pins Are Used for Alternate Functions (4/5)

Note When setting the A0 to A15 pins, set the PFC9 register to 0000H and the PMC9 register to FFFFH in 16-bit units.

User's Manual U16890EJ1V0UD

Pin Name	ne Alternate Function		Pnx Bit of Pn Register	PMnx Bit of PMn Register	PMCnx Bit of	PFCnx Bit of	Other Bits (Registers)
	Function Name	I/O			PMCn Register	PFCn Register	
PCT0	WR0	Output	PCT0 = Setting not required	PMCT0 = Setting not required	PMCCT0 = 1	_	_
PCT1	WR1	Output	PCT1 = Setting not required	PMCT1 = Setting not required	PMCCT1 = 1	_	_
PCT4	RD	Output	PCT4 = Setting not required	PMCT4 = Setting not required	PMCCT4 = 1	_	_
PCT6	ASTB	Output	PCT6 = Setting not required	PMCT6 = Setting not required	PMCCT6 = 1	_	_
PDH0	A16	Output	PDH0 = Setting not required	PMDH0 = Setting not required	PMCDH0 = 1	-	_
PDH1	A17	Output	PDH1 = Setting not required	PMDH1 = Setting not required	PMCDH1 = 1	_	_
PDH2	A18	Output	PDH2 = Setting not required	PMDH2 = Setting not required	PMCDH2 = 1	_	_
PDH3	A19	Output	PDH3 = Setting not required	PMDH3 = Setting not required	PMCDH3 = 1	_	_
PDH4	A20	Output	PDH4 = Setting not required	PMDH4 = Setting not required	PMCDH4 = 1	_	_
PDH5	A21	Output	PDH5 = Setting not required	PMDH5 = Setting not required	PMCDH5 = 1	_	_
PDL0	AD0	I/O	PDL0 = Setting not required	PMDL0 = Setting not required	PMCDL0 = 1	_	_
PDL1	AD1	I/O	PDL1 = Setting not required	PMDL1 = Setting not required	PMCDL1 = 1	-	_
PDL2	AD2	I/O	PDL2 = Setting not required	PMDL2 = Setting not required	PMCDL2 = 1	-	_
PDL3	AD3	I/O	PDL3 = Setting not required	PMDL3 = Setting not required	PMCDL3 = 1	-	_
PDL4	AD4	I/O	PDL4 = Setting not required	PMDL4 = Setting not required	PMCDL4 = 1	-	_
PDL5	AD5	I/O	PDL5 = Setting not required	PMDL5 = Setting not required	PMCDL5 = 1	-	_
PDL6	AD6	I/O	PDL6 = Setting not required	PMDL6 = Setting not required	PMCDL6 = 1	_	_
PDL7	AD7	I/O	PDL7 = Setting not required	PMDL7 = Setting not required	PMCDL7 = 1	-	_
PDL8	AD8	I/O	PDL8 = Setting not required	PMDL8 = Setting not required	PMCDL8 = 1	-	_
PDL9	AD9	I/O	PDL9 = Setting not required	PMDL9 = Setting not required	PMCDL9 = 1	-	-
PDL10	AD10	I/O	PDL10 = Setting not required	PMDL10 = Setting not required	PMCDL10 = 1	-	_
PDL11	AD11	I/O	PDL11 = Setting not required	PMDL11 = Setting not required	PMCDL11 = 1	-	_
PDL12	AD12	I/O	PDL12 = Setting not required	PMDL12 = Setting not required	PMCDL12 = 1	_	_
PDL13	AD13	I/O	PDL13 = Setting not required	PMDL13 = Setting not required	PMCDL13 = 1	_	_
PDL14	AD14	I/O	PDL14 = Setting not required	PMDL14 = Setting not required	PMCDL14 = 1	_	_
PDL15	AD15	I/O	PDL15 = Setting not required	PMDL15 = Setting not required	PMCDL15 = 1	-	_

 Table 4-16. Settings When Port Pins Are Used for Alternate Functions (5/5)

### 4.6 Cautions

#### 4.6.1 Cautions on bit manipulation instruction for port n register (Pn)

When a 1-bit manipulation instruction is executed on a port that provides both input and output functions, the value of the output latch of an input port that is not subject to manipulation may be written in addition to the targeted bit.

Therefore, it is recommended to rewrite the output latch when switching a port from input mode to output mode.

<Example> When P90 is an output port, P91 to P97 are input ports (all pin statuses are high level), and the value of the port latch is 00H, if the output of output port P90 is changed from low level to high level via a bit manipulation instruction, the value of the port latch is FFH. Explanation: The targets of writing to and reading from the Pn register of a port whose PMnm bit is 1 are the output latch and pin status, respectively.

A bit manipulation instruction is executed in the following order in the V850ES/KG1.


- <1> The Pn register is read in 8-bit units.
- <2> The targeted one bit is manipulated.
- <3> The Pn register is written in 8-bit units.

In step <1>, the value of the output latch (0) of P90, which is an output port, is read, while the pin statuses of P91 to P97, which are input ports, are read. If the pin statuses of P91 to P97 are high level at this time, the read value is FEH.

The value is changed to FFH by the manipulation in <2>.

FFH is written to the output latch by the manipulation in <3>.





# 4.6.2 Hysteresis characteristics

In port mode, the following ports do not have hysteresis characteristics.

P02 to P06 P31 to P35, P38, P39 P40, P42 P93, P95, P97, P99, P910, P912 to P915

# **CHAPTER 5 BUS CONTROL FUNCTION**

The V850ES/KG1 is provided with an external bus interface function by which external memories such as ROM and RAM, and I/O can be connected.

# 5.1 Features

- O Output is selectable from a multiplex bus with a minimum of 3 bus cycles and a separate bus with a minimum of 2 bus cycles
- O Chip select function for up to 2 spaces
- O 8-bit/16-bit data bus selectable (for each area selected by chip select function)
- O Wait function
  - Programmable wait function of up to 7 states (selectable for each area selected by chip select function)
  - External wait function using  $\overline{WAIT}$  pin
- O Idle state function
- O Bus hold function
- O The bus can be controlled using a different voltage from the operating voltage by setting  $BV_{DD} \le V_{DD} = EV_{DD}$  (however, only in multiplex bus mode).

# 5.2 Bus Control Pins

The pins used to connect an external device are listed in the table below.

Bus Control Pin	Alternate-Function Pin	I/O	Function
AD0 to AD15	PDL0 to PDL15	I/O	Address/data bus
A16 to A21	PDH0 to PDH5	Output	Address bus
WAIT	PCM0	Input	External wait control
CLKOUT	PCM1	Output	Internal system clock output
$\overline{\text{CS0}}, \overline{\text{CS1}}$	PCS0, PCS1	Output	Chip select
$\overline{WR0}, \overline{WR1}$	PCT0, PCT1	Output	Write strobe signal
RD	PCT4	Output	Read strobe signal
ASTB	PCT6	Output	Address strobe signal
HLDRQ	PCM3	Input	Bus hold control
HLDAK	PCM2	Output	

# Table 5-1. Bus Control Pins (When Multiplex Bus Selected)

# Table 5-2. Bus Control Pins (When Separate Bus Selected)

Bus Control Pin	Alternate-Function Pin	I/O	Function
AD0 to AD15	PDL0 to PDL15	I/O	Data bus
A0 to A15	P90 to P915	Output	Address bus
A16 to A21	PDH0 to PDH5	Output	Address bus
WAIT	PCM0	Input	External wait control
CLKOUT	PCM1	Output	Internal system clock output
$\overline{\text{CS0}}, \overline{\text{CS1}}$	PCS0, PCS1	Output	Chip select
$\overline{\text{WR0}}, \overline{\text{WR1}}$	PCT0, PCT1	Output	Write strobe signal
RD	PCT4	Output	Read strobe signal
HLDRQ	PCM3	Input	Bus hold control
HLDAK	PCM2	Output	

### 5.2.1 Pin status when internal ROM, internal RAM, or on-chip peripheral I/O is accessed

When the internal ROM, internal RAM, or on-chip peripheral I/O are accessed, the status of each pin is as follows.

#### Table 5-3. Pin Statuses When Internal ROM, Internal RAM, or On-Chip Peripheral I/O Is Accessed

Separate Bus M	lode	Multiplex Bus Mode		
Address bus (A21 to A0)	Undefined	Address bus (A21 to A16)	Undefined	
Data bus (AD15 to AD0)	Hi-Z	Address/data bus (AD15 to AD0)	Undefined	
Control signal	Inactive	Control signal	Inactive	

Caution When a write access is performed to the internal ROM area, address, data, and control signals are activated in the same way as access to the external memory area.

#### 5.2.2 Pin status in each operation mode

For the pin status of the V850ES/KG1 in each operation mode, refer to 2.2 Pin Status.

# 5.3 Memory Block Function

The 64 MB memory space is divided into memory blocks of (lower) 2 MB and 2 MB. The programmable wait function and bus cycle operation mode for each of these blocks can be independently controlled in one-block units.




Figure 5-1. Data Memory Map: Physical Address

### 5.3.1 Chip select control function

Of the 64 MB (linear) address space, the lower 4 MB (0000000H to 03FFFFH) include two chip select control functions,  $\overline{CS0}$  and  $\overline{CS1}$ . The areas that can be selected by  $\overline{CS0}$  and  $\overline{CS1}$  are fixed.

By using these chip select control functions, the memory space can be used effectively. The allocation of the chip select areas is shown in the table below.

CS0	0000000H to 01FFFFFH (2 MB)
CS1	0200000H to 03FFFFFH (2 MB)

### 5.4 External Bus Interface Mode Control Function

The V850ES/KG1 includes the following two external bus interface modes.

- · Multiplex bus mode
- Separate bus mode

These two modes can be selected by using the EXIMC register.

# (1) External bus interface mode control register (EXIMC)

This register can be read or written in 8-bit or 1-bit units. After reset, EXIMC is cleared to 00H.

After res	set: 00H	R/W	Address:	FFFFFBEI	н			
	7	6	5	4	3	2	1	0
EXIMC	0	0	0	0	0	0	0	SMSEL
	SMSEL			М	ode selecti	on		
	0	Multiplex	bus mode					
	1	Separate	bus mode					
	Caution	area be	fore exte etting th	rnal acce	SS.			ernal RAI et a NO

### 5.5 Bus Access

# 5.5.1 Number of clocks for access

The following table shows the number of basic clocks required for accessing each resource.

Area (Bus Width) Bus Cycle Type	Internal ROM (32 Bits)	Internal RAM (32 Bits)	External Memory (16 Bits)	On-Chip Peripheral I/O (16 Bits)
Instruction fetch (normal access)	1	1 <sup>Note 1</sup>	3 + n <sup>Note 2</sup>	-
Instruction fetch (branch)	2	2 <sup>Note 1</sup>	3+ n <sup>Note 2</sup>	-
Operand data access	3	1	3 +n <sup>Note 2</sup>	3 <sup>Note 3</sup>

Notes 1. If the access conflicts with a data access, the number of clock is increased by 1.

- 2. 2 + n clocks (n: Number of wait states) when the separate bus mode is selected.
- 3. This value varies depending on the setting of the VSWC register.

Remark Unit: Clocks/access

#### 5.5.2 Bus size setting function

The bus size of each external memory area selected by  $\overline{\text{CSn}}$  can be set (to 8 bits or 16 bits) by using the BSC register.

The external memory area of the V850ES/KG1 is selected by  $\overline{\text{CS0}}$  and  $\overline{\text{CS1}}$ .

# (1) Bus size configuration register (BSC)

This register can be read or written in 16-bit units. After reset, BSC is set to 5555H.

Caution	Write to the BSC register after reset, and then do not change the set value	s. Also, do not
	access an external memory area until the initial settings of the BSC register a	re complete.

15	14	13	12	11	10	9	8
BSC 0	1	0	1	0	1	0	1
7	6	5	4	3	2	1	0
0	0/1 <sup>Note</sup>	0	0/1 <sup>Note</sup>	0	BS10	0	BS00
CSn signal					CS1		CS0
BSn0	Data bus width of CSn space $(n = 0, 1)$						
0	8 bits						
1	16 bits						
Note Op	peration no				anged. 3 to 1, and	d clear b	its 15, 13

### 5.5.3 Access by bus size

The V850ES/KG1 accesses the on-chip peripheral I/O and external memory in 8-bit, 16-bit, or 32-bit units. The bus size is as follows.

- The bus size of the on-chip peripheral I/O is fixed to 16 bits.
- The bus size of the external memory is selectable from 8 bits or 16 bits (by using the BSC register).

The operation when each of the above is accessed is described below. All data is accessed starting from the lower side.

The V850ES/KG1 supports only the little endian format.

Figure 5-2. Little Endian Address in Word

31	24 23 1	6 15 8	7 (
000BH	000AH	0009H	0008H
0007H	0006H	0005H	0004H
0003H	0002H	0001H	0000H

### (1) Data space

The V850ES/KG1 has an address misalign function.

With this function, data can be placed at all addresses, regardless of the format of the data (word data or halfword data). However, if the word data or halfword data is not aligned at the boundary, a bus cycle is generated at least twice, causing the bus efficiency to drop.

### (a) Halfword-length data access


A byte-length bus cycle is generated twice if the least significant bit of the address is 1.

### (b) Word-length data access


- (i) A byte-length bus cycle, halfword-length bus cycle, and byte-length bus cycle are generated in that order if the least significant bit of the address is 1.
- (ii) A halfword-length bus cycle is generated twice if the lower 2 bits of the address are 10.

# (2) Byte access (8 bits)

# (a) 16-bit data bus width




### (b) 8-bit data bus width




### (3) Halfword access (16 bits)

### (a) With 16-bit data bus width




(b) 8-bit data bus width





### (4) Word access (32 bits)

# (a) 16-bit data bus width (1/2)




# (a) 16-bit data bus width (2/2)





#### (b) 8-bit data bus width (1/2)

### (b) 8-bit data bus width (2/2)



## 5.6 Wait Function

## 5.6.1 Programmable wait function

#### (1) Data wait control register 0 (DWC0)

To realize interfacing with a low-speed memory or I/O, up to seven data wait states can be inserted in the bus cycle that is executed for each CS space.

The number of wait states can be programmed by using the DWC0 register. Immediately after system reset, 7 data wait states are inserted for all the chip select areas.

The DWC0 register can be read or written in 16-bit units.

After reset, DWC0 is set to 7777H.

- Cautions 1. The internal ROM and internal RAM areas are not subject to programmable wait, and are always accessed without a wait state. The on-chip peripheral I/O area is also not subject to programmable wait, and only wait control from each peripheral function is performed.
  - 2. Write to the DWC0 register after reset, and then do not change the set values. Also, do not access an external memory area until the initial settings of the DWC0 register are complete.

	15	14	13	12	11	10	9	8
0WC0	0	0/1 <sup>Note</sup>	0/1 <sup>Note</sup>	0/1 <sup>Note</sup>	0	0/1 <sup>Note</sup>	0/1 <sup>Note</sup>	0/1 <sup>Note</sup>
	7	6	5	4	3	2	1	0
	0	DW12	DW11	DW10	0	DW02	DW01	DW00
CSn s	signal		CS1				CS0	
	DWn2	DWn1	DWn0	Number of	wait states	inserted in	CSn space	e (n = 0, 1)
	0	0	0	None				
	0	0	1	1				
	0	1	0	2				
	0	1	1	3				
	1	0	0	4				
	1	0	1	5				
	1	1	0	6				
	1	1	1	7				
		peration no		7 d even if v	alue is ch	anged.		

#### 5.6.2 External wait function


To synchronize an extremely slow memory, I/O, or asynchronous system, any number of wait states can be inserted in the bus cycle by using the external wait pin ( $\overline{WAIT}$ ).

Access to each area of the internal ROM, internal RAM, and on-chip peripheral I/O is not subject to control by the external wait function, in the same manner as the programmable wait function.

The WAIT signal can be input asynchronously to CLKOUT, and is sampled at the falling edge of the clock in the T2 and TW states of the bus cycle in the multiplex bus mode. In the separate bus mode, it is sampled at the rising edge of the clock immediately after the T1 and TW states of the bus cycle. If the setup/hold time of the sampling timing is not satisfied, a wait state is inserted in the next state, or not inserted at all.

#### 5.6.3 Relationship between programmable wait and external wait

Wait cycles are inserted as the result of an OR operation between the wait cycles specified by the set value of the programmable wait and the wait cycles controlled by the  $\overline{WAIT}$  pin.



For example, if the timing of the programmable wait and the  $\overline{WAIT}$  pin signal is as illustrated below, three wait states will be inserted in the bus cycle.




Figure 5-3. Example of Inserting Wait States

#### 5.6.4 Programmable address wait function

Address-setup or address-hold waits to be inserted in each bus cycle can be set by using the AWC register. Address wait insertion is set for each chip select area ( $\overline{CS0}$ ,  $\overline{CS1}$ ).

If an address setup wait is inserted, it seems that the high-clock period of T1 state is extended by 1 clock. If an address hold wait is inserted, it seems that the low-clock period of T1 state is extended by 1 clock.

#### (1) Address wait control register (AWC)

This register can be read or written in 16-bit units. After reset, AWC is set to FFFFH.

- Cautions 1. The internal ROM, internal RAM, and on-chip peripheral I/O areas are not subject to address setup wait or address hold wait insertion.
  - 2. Write the AWC register after reset, and then do not change the set values. Also, do not access an external memory area until the initial settings of the AWC register are complete.

AWC	15	14	13 1	12 1	11	10	9	8				
/	7	6	5	4	3	2	1	0				
	0/1 <sup>Note</sup>	0/1 <sup>Note</sup>	0/1 <sup>Note</sup>	0/1 <sup>Note</sup>	AHW1	ASW1	AHW0	ASW0				
CSn sigr	nal				Ē	S1	C	SO				
	AHWn	AHWn Specifies insertion of address hold wait (n = 0, 1)										
	0	Not inser	Not inserted									
	1	Inserted										
	ASWn	Spe	cifies inser	tion of add	ress setup	wait (n = 0,	, 1)					
	0	Not inser	ted									
	1	Inserted										
	Note Ch	anging the	e value do	oes not aff	fect the op	peration.						

#### 5.7 Idle State Insertion Function

To facilitate interfacing with low-speed memories, one idle state (TI) can be inserted after the T3 state in the bus cycle that is executed for each space selected by  $\overline{CSn}$  in the multiplex address/data bus mode. In the separate bus mode, one idle state (TI) can be inserted after the T2 state. By inserting idle states, the data output float delay time of the memory can be secured during read access (an idle state cannot be inserted during write access).

Whether the idle state is to be inserted can be programmed by using the BCC register.

An idle state is inserted for all the areas immediately after system reset.

#### (1) Bus cycle control register (BCC)

This register can be read or written in 16-bit units. After reset, BCC is set to AAAAH.

- Cautions 1. The internal ROM, internal RAM, and on-chip peripheral I/O areas are not subject to idle state insertion.
  - 2. Write to the BCC register after reset, and then do not change the set values. Also, do not access an external memory area until the initial settings of the BCC register are complete.

_	15	14	13	12	11	10	9	8		
всс	1	0	1	0	1	0	1	0		
_	7	6	5	4	3	2	1	0		
	0/1 <sup>Note</sup>	0	0/1 <sup>Note</sup>	0	BC11	0	BC01	0		
CSn signal	l				CS1		CS0			
	BCn1		Specifies insertion of idle state (n = 0, 1)							
	0	Not inse	ted							
	1	Inserted								
	ote Ch aution	Be sure	e value do to set bit 4, 2, and	s 15, 13,			d clear bi	ts 14, 12,		

## 5.8 Bus Hold Function

#### 5.8.1 Functional outline

The HLDRQ and HLDAK functions are valid if the PCM2 and PCM3 pins are set to their alternate functions.

When the HLDRQ pin is asserted (low level), indicating that another bus master has requested bus mastership, the external address/data bus goes into a high-impedance state and is released (bus hold status). If the request for the bus mastership is cleared and the HLDRQ pin is deasserted (high level), driving these pins is started again.

During the bus hold period, execution of the program in the internal ROM and internal RAM is continued until a peripheral I/O register or the external memory is accessed.


The bus hold status is indicated by assertion (low level) of the HLDAK pin. The bus hold function enables the configuration of multi-processor type systems in which two or more bus masters exist.

Note that the bus hold request is not acknowledged during a multiple-access cycle initiated by the bus sizing function or a bit manipulation instruction.

Status	Data Bus Width	Access Type	Timing in Which Bus Hold Request Not Acknowledged
CPU bus lock	16 bits	Word access to even address	Between first and second access
		Word access to odd address	Between first and second access
			Between second and third access
		Halfword access to odd address	Between first and second access
	8 bits	Word access	Between first and second access
			Between second and third access
			Between third and fourth access
		Halfword access	Between first and second access
Read-modify-write access of bit manipulation instruction	_	_	Between read access and write access

#### 5.8.2 Bus hold procedure

The bus hold status transition procedure is shown below.



#### 5.8.3 Operation in power save mode

Because the internal system clock is stopped in the STOP and IDLE modes, the bus hold status is not entered even if the HLDRQ pin is asserted.

In the HALT mode, the  $\overline{\text{HLDAK}}$  pin is asserted as soon as the  $\overline{\text{HLDRQ}}$  pin has been asserted, and the bus hold status is entered. When the  $\overline{\text{HLDRQ}}$  pin is later deasserted, the  $\overline{\text{HLDAK}}$  pin is also deasserted, and the bus hold status is cleared.

## 5.9 Bus Priority

Bus hold, instruction fetch (branch), instruction fetch (successive), and operand data accesses are executed in the external bus cycle.

Bus hold has the highest priority, followed by operand data access, instruction fetch (branch), and instruction fetch (successive).

An instruction fetch may be inserted between the read access and write access in a read-modify-write access.

If an instruction is executed for two or more accesses, an instruction fetch and bus hold are not inserted between accesses due to bus size limitations.

Priority	External Bus Cycle	Bus Master
High	Bus hold	External device
I ↑	Operand data access	CPU
↓ ↓	Instruction fetch (branch)	CPU
Low	Instruction fetch (successive)	CPU

Table 5-4. Bus Priority

# 5.10 Bus Timing




Figure 5-4. Multiplex Bus Read Timing (Bus Size: 16 Bits, 16-Bit Access)




Figure 5-5. Multiplex Bus Read Timing (Bus Size: 8 Bits)





Figure 5-6. Multiplex Bus Write Timing (Bus Size: 16 Bits, 16-Bit Access)

Figure 5-7. Multiplex Bus Write Timing (Bus Size: 8 Bits)






Figure 5-8. Multiplex Bus Hold Timing (Bus Size: 16 Bits, 16-Bit Access)





Figure 5-9. Separate Bus Read Timing (Bus Size: 16 Bits, 16-Bit Access)









Figure 5-11. Separate Bus Write Timing (Bus Size: 16 Bits, 16-Bit Access)









Figure 5-13. Separate Bus Hold Timing (Bus Size: 8 Bits, Write)

Figure 5-14. Address Wait Timing (Separate Bus Read, Bus Size: 16 Bits, 16-Bit Access)



## 5.11 Cautions

With the external bus function, signals may not be output at the correct timing under the following conditions.

<Operating conditions>

- O Multiplex bus mode
  - <1> CLKOUT asynchronous (2.7 V  $\leq$  VDD = EVDD = AVREF0  $\leq$  5.5 V, 2.7 V  $\leq$  BVDD  $\leq$  5.5 V) When 1/fCPU < 84 ns
- O Separate bus mode
  - <1> Read cycle, CLKOUT asynchronous (4.0 V  $\leq$  VDD = BVDD = EVDD = AVREF0  $\leq$  5.5 V) When 1/fcPU < 100 ns
  - <2> Write cycle, CLKOUT asynchronous (4.0 V  $\leq$  VDD = BVDD = EVDD = AVREF0  $\leq$  5.5 V) When 1/fCPU < 60 ns
  - <3> Read cycle, CLKOUT asynchronous (2.7 V  $\leq$  VDD = BVDD = EVDD = AVREF0  $\leq$  5.5 V) When 1/fCPU < 200 ns
  - <4> Write cycle, CLKOUT asynchronous (2.7 V  $\leq$  VDD = BVDD = EVDD = AVREF0  $\leq$  5.5 V) When 1/fCPU < 100 ns

<Countermeasure>

When used under the above conditions, be sure to insert an address setup/hold wait using the AWC register (n = 0, 1).

O When used in multiplex bus mode and under condition <1>

• 70 ns < 1/fcpu < 84 ns

Set an address setup wait (ASWn bit = 1).

• 62.5 ns < 1/fcpu < 70 ns

Set an address setup wait (ASWn bit = 1) and address hold wait (AHWn bit = 1).

- O When used in separate bus mode and under conditions <1> to <4>
  - Set an address setup wait (ASWn bit =1).

# CHAPTER 6 CLOCK GENERATION FUNCTION

# 6.1 Overview

The following clock generation functions are available.

#### O Main clock oscillator

- fx = 2 to 2.5 MHz (fxx = 8 to 10 MHz, REGC = VDD = 2.7 to 5.5 V, in PLL mode)
- fx = 2 to 5 MHz (fxx = 8 to 20 MHz, REGC = V<sub>DD</sub> = 4.5 to 5.5 V, in PLL mode)
- fx = 2 to 4 MHz (fxx = 8 to 16 MHz, REGC = capacitor, VDD = 4.0 to 5.5 V, in PLL mode)
- fx = 2 to 10 MHz (fxx = 2 to 10 MHz, REGC = V<sub>DD</sub> = 2.7 to 5.5 V, in clock-through mode)

Caution In the  $\mu$ PD703215, 703215Y, 70F3214H, 70F3214HY, 70F3215H, and 70F3215HY, the main clock oscillator oscillates the following frequencies (these values may change after evaluation).

- fx = 2 MHz (fxx = 8 MHz, REGC = VDD = 2.7 to 5.5 V, in PLL mode)
- fx = 2 to 5 MHz (fxx = 8 to 20 MHz, REGC = VDD = 4.5 to 5.5 V, in PLL mode)
- fx = 2 MHz (fxx = 8 MHz, REGC = capacitor, VDD = 4.0 to 5.5 V, in PLL mode)
- fx = 2 to 8 MHz (fxx = 2 to 8 MHz, REGC = VDD = 2.7 to 5.5 V, in clock-through mode)
- O Subclock oscillator
  - 32.768 kHz
- O Multiplication (×4) function by PLL (Phase Locked Loop)
  - Clock-through mode/PLL mode selectable
  - Usable voltage: VDD = 2.7 to 5.5 V
- O Internal system clock generation
  - 7 steps (fxx, fxx/2, fxx/4, fxx/8, fxx/16, fxx/32, fxt)
- O Peripheral clock generation
- O Clock output function

Remark fx: Main clock oscillation frequency fxx: Main clock frequency

## 6.2 Configuration




Figure 6-1. Clock Generator

#### (1) Main clock oscillator

The main clock oscillator oscillates the following frequencies (fx):

- fx = 2 to 2.5 MHz (REGC = V<sub>DD</sub> = 2.7 to 5.5 V, in PLL mode)
- fx = 2 to 5 MHz (REGC = V<sub>DD</sub> = 4.5 to 5.5 V, in PLL mode)
- fx = 2 to 4 MHz (REGC = capacitor, VDD = 4.0 to 5.5 V, in PLL mode)
- fx = 2 to 10 MHz (REGC = VDD = 2.7 to 5.5 V, in clock-through mode)
  - Caution In the  $\mu$ PD703215, 703215Y, 70F3214H, 70F3214HY, 70F3215H, and 70F3215HY, the main clock oscillator oscillates the following frequencies (these values may change after evaluation).
    - fx = 2 MHz (REGC = VDD = 2.7 to 5.5 V, in PLL mode)
    - fx = 2 to 5 MHz (REGC = VDD = 4.5 to 5.5 V, in PLL mode)
    - fx = 2 MHz (REGC = capacitor, VDD = 4.0 to 5.5 V, in PLL mode)
    - fx = 2 to 8 MHz (REGC = VDD = 2.7 to 5.5 V, in clock-through mode)

#### (2) Subclock oscillator

The subclock oscillator oscillates a frequency of 32.768 kHz (fxr).

#### (3) Main clock oscillator stop control

This circuit generates a control signal that stops oscillation of the main clock oscillator. Oscillation of the main clock oscillator is stopped in the STOP mode or when the PCC.MCK bit = 1 (valid only when the PCC.CLS bit = 1).

#### (4) Prescaler 1

This prescaler generates the clock (fxx to fxx/1024) to be supplied to the following on-chip peripheral functions: TMP0<sup>Note</sup>, TM00 to TM03, TM50, TM51, TMH0, TMH1, CSI00, CSI01, CSIA0, CSIA1, UART0, UART1, I<sup>2</sup>C0, ADC, DAC, and WDT2

**Note** Only in the *μ*PD703215, 703215Y, 70F3215H, 70F3215HY

#### (5) Prescaler 2

This circuit divides the main clock (fxx).

The clock generated by prescaler 2 (fxx to fxx/32) is supplied to the selector that generates the CPU clock (fcPu) and internal system clock (fcLK).

fcLK is the clock supplied to the INTC, ROM correction, ROM, and RAM blocks, and can be output from the CLKOUT pin.

#### (6) Interval timer BRG

This circuit divides the clock (fx) generated by the main clock oscillator to a specific frequency (32.768 kHz) and supplies that clock to the watch timer block.

For details, refer to CHAPTER 11 INTERVAL TIMER, WATCH TIMER.

# (7) PLL

This circuit multiplies the clock (fx) generated by the main clock oscillator. It operates in two modes: clock-through mode in which fx is output as is, and PLL mode in which a multiplied clock is output. These modes can be selected by using the PLLCTL.SELPLL bit. Operation of the PLL can be started or stopped by the PLLCTL.PLLON bit.

# 6.3 Registers

## (1) Processor clock control register (PCC)

The PCC register is a special register. Data can be written to this register only in combination of specific sequences (refer to **3.4.7 Special registers**).

This register can be read or written in 8-bit or 1-bit units. After reset, PCC is set to 03H.

	7	<6>	5	<4>	<3>	2	1	0			
PCC	FRC	MCK	MFRC	CLS <sup>Note</sup>	CK3	CK2	CK1	CK0			
		1		1 1			1	1			
	FRC		Use	of subclock	on-chip fe	eedback re	sistor				
	0	Used	Used								
	1	Not used	Not used								
	MCK		Control of main clock oscillator								
	0	Oscillation	Oscillation enabled								
		Oscillation stopped									
	the CPL	he MCK bi I clock, the	t is set to 1 operation	while the s of the main e subclock.							
	<ul> <li>Even if t the CPU clock ha</li> <li>When the the MCP the prog</li> </ul>	he MCK bi J clock, the Is been cha ne main clo K bit to 0 ar	t is set to 1 operation anged to th ck is stopp nd wait unti e switching	of the main e subclock. ed and the o l the oscillat back to the	clock does device is o tion stabiliz main cloc	s not stop. perating or zation time k.	It stops aft n the subcle has been s	ter the CF ock, clear			
	Even if t the CPL clock ha     When th the MCk the prog	he MCK bi J clock, the is been cha ie main clo K bit to 0 ai iram before	t is set to 1 operation anged to th ck is stopp nd wait unti e switching	of the main e subclock. ed and the o I the oscillat	clock does device is o tion stabiliz main cloc	s not stop. perating or zation time k.	It stops aft n the subcle has been s	ter the CF ock, clear			
	Even if t the CPL clock ha When th the MCP the prog	he MCK bi J clock, the Is been cha the main clo K bit to 0 an ram before	t is set to 1 operation anged to th ck is stopp nd wait unti e switching	of the main e subclock. ed and the o l the oscillat back to the	clock does device is o tion stabiliz main cloc	s not stop. perating or zation time k.	It stops aft n the subcle has been s	ter the CF ock, clear			
	Even if t the CPL clock ha     When th the MCk the prog	he MCK bi J clock, the is been cha ie main clo K bit to 0 ai iram before	t is set to 1 operation anged to th ck is stopp nd wait unti e switching	of the main e subclock. ed and the o l the oscillat back to the	clock does device is o tion stabiliz main cloc	s not stop. perating or zation time k.	It stops aft n the subcle has been s	ter the CF ock, clear			
	Even if t the CPL clock ha When th the MCP the prog	he MCK bi J clock, the Is been cha the main clo K bit to 0 an ram before	t is set to 1 operation anged to th ck is stopp nd wait unti e switching	of the main e subclock. ed and the ( l the oscillat back to the of main cloc	clock does device is o tion stabiliz main cloc	s not stop. perating or zation time k. feedback re	It stops aft n the subcle has been s	ter the CF ock, clear			
	Even if t the CPL clock ha When th the MCk the prog	he MCK bi J clock, the is been cha ne main clo K bit to 0 ai iram before Used Not used	t is set to 1 operation anged to th ck is stopp nd wait unti e switching	of the main e subclock. ed and the of l the oscillat back to the of main cloc Status of	clock does device is o tion stabiliz main clock	s not stop. perating or zation time k. feedback re	It stops aft n the subcle has been s	ter the CF ock, clear			

CK3	CK2	CK1	CK0	Clock selection (fclk/fcPu)
0	0	0	0	fxx
0	0	0	1	fxx/2
0	0	1	0	fxx/4
0	0	1	1	fxx/8 (default value)
0	1	0	0	fxx/16
0	1	0	1	fxx/32
0	1	1	×	Setting prohibited
1	×	×	×	fхт

- Cautions 1. Do not change the CPU clock (by using the CK3 to CK0 bits) while CLKOUT is being output.
  - 2. Use a bit manipulation instruction to manipulate the CK3 bit. When using an 8-bit manipulation instruction, do not change the set values of the CK2 to CK0 bits.
  - When the CPU operates on the subclock and no clock is input to the X1 pin, do not access a register in which a wait occurs using an access method that causes a wait (refer to 3.4.8 (2) Access to special on-chip peripheral I/O register for details of the access methods). If a wait occurs, it can only be released by a reset.

Remark ×: don't care

- (a) Example of setting main clock operation  $\rightarrow$  subclock operation
  - <1> CK3 bit  $\leftarrow$  1: Use of a bit manipulation instruction is recommended. Do not change the CK2 to CK0 bits.
  - <2> Subclock operation: Read the CLS bit to check if subclock operation has started. It takes the following time after the CK3 bit is set until subclock operation is started.

Max.: 1/fxT (1/subclock frequency)

<3> MCK bit  $\leftarrow$  1: Set the MCK bit to 1 only when stopping the main clock.

#### Cautions 1. When stopping the main clock, stop the PLL.

2. If the following conditions are not satisfied, change the CK2 to CK0 bits so that the conditions are satisfied, then change to the subclock operation mode.

Main clock (fxx) > Subclock (fxr: 32.768 kHz) × 4

[Description example]

<1>	_SET_SUB_RU	JN :	
	st.b	r0, PRCMD[r0]	
	set1	3, PCC[r0]	CK3 bit ← 1
<2>	_CHECK_CLS	:	
	tst1	4, PCC[r0]	Wait until subclock operation starts.
	bz	_CHECK_CLS	
<3>	_STOP_MAIN_	_CLOCK :	
	st.b	r0, PRCMD[r0]	
	set1	6, PCC[r0]	MCK bit $\leftarrow$ 1, main clock is stopped

**Remark** The above description is an example. Note with caution that the CLS bit is read in a closed loop in <2>.

#### (b) Example of setting subclock operation $\rightarrow$ main clock operation

- <1> MCK bit  $\leftarrow$  0: Main clock starts oscillating
- <2> Insert waits by the program and wait until the oscillation stabilization time of the main clock elapses.
- <3> CK3 bit  $\leftarrow$  0: Use of a bit manipulation instruction is recommended. Do not change the CK2 to CK0 bits.
- <4> Main clock operation: It takes the following time after the CK3 bit is set until main clock operation is started.

Max.: 1/fxT (1/subclock frequency)

Therefore, insert one NOP instruction immediately after setting the CK3 bit to 0 or read the CLS bit to check if main clock operation has started.

#### [Description example]

<1>	_START_MAI	N_OSC :	
	st.b	r0, PRCMD[r0]	Release of protection of special registers
	clr1	6, PCC[r0]	Main clock starts oscillating
<2>	movea	0x55, r0, r11	Wait for oscillation stabilization time
	_WAIT_OST	:	
	nop		
	nop		
	nop		
	addi	-1, r11, r11	
	mp	r0, r11	
	bne	_PROGRAM_WAIT	
<3>	st.b	r0, PRCMD[r0]	
	clr1	3, PCC[r0]	CK3 ← 0
<4>	_CHECK_CLS	:	
	tst1	4, PCC[r0]	Wait until main clock operation starts
	bnz	_CHECK_CLS	

**Remark** The above description is an example. Note with caution that the CLS bit is read in a closed loop in <4>.

# 6.4 Operation

## 6.4.1 Operation of each clock

The following table shows the operation status of each clock.

Register Setting and				Р	CC Regist	er			
Operation Status	CLS bit = MCK bit =	,				CLS bit = MCK bit =	,	CLS bit = MCK bit =	,
Target Clock	During reset	During oscillation stabilization time count	HALT mode	IDLE mode	STOP mode	Subclock mode	Sub-IDLE mode	Subclock mode	Sub-IDLE mode
Main clock oscillator (fx)	×	0	0	0	×	0	0	×	×
Subclock oscillator (fxT)	0	0	0	0	0	0	0	0	0
CPU clock (fcpu)	×	×	×	×	×	0	×	0	×
Internal system clock (fclk)	×	×	0	×	×	0	×	0	×
Peripheral clock (fxx to fxx/1024)	×	×	0	×	×	0	×	×	×
WT clock (main)	×	0	0	0	×	0	0	×	×
WT clock (sub)	0	0	0	0	0	0	0	0	0
WDT1 clock (fxw)	×	0	0	0	×	0	0	×	×
WDT2 clock (main)	×	×	0	×	×	0	×	×	×
WDT2 clock (sub)	0	0	0	0	0	0	0	0	0

#### Table 6-1. Operation Status of Each Clock

Remark O: Operable

×: Stopped

#### 6.4.2 Clock output function

The clock output function is used to output the internal system clock (fcLK) from the CLKOUT pin.

The internal system clock (fcLK) is selected by using the PCC.CK3 to PCC.CK0 bits.

The CLKOUT pin functions alternately as the PCM1 pin and functions as a clock output pin if so specified by the control register of port CM.

The status of the CLKOUT pin is the same as the internal system clock in Table 6-1 and the pin can output the clock when it is in the operable status. It outputs a low level in the stopped status. However, the port mode (PCM1: input mode) is selected until the CLKOUT pin output is set after reset. Consequently, the CLKOUT pin goes into a high-impedance state.

#### 6.4.3 External clock input function

An external clock can be directly input to the oscillator. Input the clock to the X1 pin and its inverse signal to the X2 pin. Set the PCC.MFRC bit to 1 (on-chip feedback resistor not used). Note, however, that oscillation stabilization time is inserted even in the external clock mode. Connect V<sub>DD</sub> directly to the REGC pin.

# 6.5 PLL Function

## 6.5.1 Overview

The PLL function is used to output the operating clock of the CPU and peripheral macro at a frequency 4 times higher than the oscillation frequency, and select the clock-through mode.

When PLL function is used:Input clock = 2 to 5 MHz (fxx: 8 to 20 MHz)Clock-through mode:Input clock = 2 to 10 MHz (fxx: 2 to 10 MHz)

#### 6.5.2 Register

# (1) PLL control register (PLLCTL)

The PLLCTL register is an 8-bit register that controls the security function of PLL and RTO. This register can be read or written in 8-bit or 1-bit units. After reset, PLLCTL is set to 01H.

PLLCTL	7	6	5	4	3	<2> RTOST0 <sup>Note</sup>	<1> SELPLL	<0>			
PLLOTL	0	0	0	0	0	RIUSIU	SELPLL	PLLON			
	PLLON			PLL oper	ation sto	op register					
	0	0 PLL stopped									
	1	PLL operating									
	SELPLL			PLL clock	c selection	on register					
	0	Clock-thro	ough opera	tion							
	1	PLL opera	ation								
Note For the RTOST	0 bit, refe	r to <b>CHAF</b>	TER 13	REAL-TIM	E OUT	PUT FUNC	TION (RT	<b>O)</b> .			

#### 6.5.3 Usage

### (1) When PLL is used

- After reset has been released, the PLL operates (PLLCTL.PLLON bit = 1), but because the default mode is the clock-through mode (PLLCTL.SELPLL bit = 0), select the PLL mode (SELPLL bit = 1).
- To set the STOP mode in which the main clock is stopped, or to set the IDLE mode, first select the clockthrough mode and then stop the PLL. To return from the IDLE or STOP mode, first enable PLL operation (PLLON bit = 1), and then select the PLL mode (SELPLL bit = 1).
- To enable the PLL operation, first set the PLLON bit to 1, wait for 200 μs, and then set the SELPLL bit to 1.
   To stop the PLL, first select the clock-through mode (SELPLL bit = 0), wait for 8 clocks or more, and then stop the PLL (PLLON bit = 0).

## (2) When PLL is not used

- The clock-through mode (SELPLL bit = 0) is selected after reset has been released, but the PLL is operating (PLLON bit = 1) and must therefore be stopped (PLLON bit = 0).
- **Remark** The PLL is operable in the IDLE mode. To realize low power consumption, stop the PLL. Be sure to stop the PLL when shifting to the STOP mode.

# CHAPTER 7 16-BIT TIMER/EVENT COUNTER P (TMP)

Timer P (TMP) is a 16-bit timer/event counter. The following products have TMP0 of the V850ES/KG1.

μPD703215, 703215Y, 70F3215H, 70F3215HY

# 7.1 Overview

An outline of TMP0 is shown below.

- Clock selection: 8 ways
- Capture trigger input pins: 2
- External event count input pins: 1
- External trigger input pins: 1
- Timer/counters: 1
- Capture/compare registers: 2
- Capture/compare match interrupt request signals: 2
- Timer output pins: 2

## 7.2 Functions

TMP0 has the following functions.

- Interval timer
- External event counter
- External trigger pulse output
- One-shot pulse output
- PWM output
- Free-running timer
- Pulse width measurement

# 7.3 Configuration

TMP0 includes the following hardware.

Item	Configuration
Timer register	16-bit counter
Registers	TMP0 capture/compare registers 0, 1 (TP0CCR0, TP0CCR1) TMP0 counter read buffer register (TP0CNT) CCR0, CCR1 buffer registers
Timer inputs	2 (TIP00 <sup>Note</sup> , TIP01 pins)
Timer outputs	2 (TOP00, TOP01 pins)
Control registers	TMP0 control registers 0, 1 (TP0CTL0, TP0CTL1) TMP0 I/O control registers 0 to 2 (TP0IOC0 to TP0IOC2) TMP0 option registers 0, 1 (TP0OPT0, TP0OPT1)

**Note** The TIP00 pin functions alternately as a capture trigger input signal, external event count input signal, and external trigger input signal.




Figure 7-1. Block Diagram of TMP0

## (1) 16-bit counter

This 16-bit counter can count internal clocks or external events.

The count value of this counter can be read by using the TP0CNT register.

When the TP0CTL0.TP0CE bit = 0, the value of the 16-bit counter is FFFFH. If the TP0CNT register is read at this time, 0000H is read.

Reset input clears the TP0CE bit to 0. Therefore, the 16-bit counter is set to FFFFH.

## (2) CCR0 buffer register

This is a 16-bit compare register that compares the count value of the 16-bit counter.

When the TP0CCR0 register is used as a compare register, the value written to the TP0CCR0 register is transferred to the CCR0 buffer register. When the count value of the 16-bit counter matches the value of the CCR0 buffer register, a compare match interrupt request signal (INTTP0CC0) is generated.

The CCR0 buffer register cannot be read or written directly.

The CCR0 buffer register is cleared to 0000H after reset, as the TP0CCR0 register is cleared to 0000H.

## (3) CCR1 buffer register

This is a 16-bit compare register that compares the count value of the 16-bit counter.

When the TP0CCR1 register is used as a compare register, the value written to the TP0CCR1 register is transferred to the CCR1 buffer register. When the count value of the 16-bit counter matches the value of the CCR1 buffer register, a compare match interrupt request signal (INTTP0CC1) is generated.

The CCR1 buffer register cannot be read or written directly.

The CCR1 buffer register is cleared to 0000H after reset, as the TP0CCR1 register is cleared to 0000H.

## (4) Edge detector

This circuit detects the valid edges input to the TIP00 and TIP01 pins. No edge, rising edge, falling edge, or both the rising and falling edges can be selected as the valid edge by using the TP0IOC1 and TP0IOC2 registers.

#### (5) Output controller

This circuit controls the output of the TOP00 and TOP01 pins. The output controller is controlled by the TP0IOC0 register.

#### (6) Selector

This selector selects the count clock for the 16-bit counter. Eight types of internal clocks or an external event can be selected as the count clock.

## (7) Digital noise eliminator

This circuit is valid only when the TIP0a pin is used as a capture trigger input pin. This circuit is controlled by the TIP0a noise elimination register (PaNFC).

 $\textbf{Remark} \quad a=0, \ 1$ 

# 7.4 Registers

# (1) TMP0 control register 0 (TP0CTL0)

The TP0CTL0 register is an 8-bit register that controls the operation of TMP0.

This register can be read or written in 8-bit or 1-bit units.

Reset input clears this register to 00H.

The same value can always be written to the TP0CTL0 register by software.

	<7>	6	5	4	3	2	1	0			
TP0CTL0	TPOCE	0	5	4	0	TP0CKS2		-			
	HIUCE	0	0	0	0	11 00102					
	TP0CE	TP0CE TMP0 operation control									
	0										
	1										
	TP0CKS2	P0CKS2 TP0CKS1 TP0CKS0 Internal count clock selection									
	0	0	0	fxx							
	0	0	1	fxx/2							
	0	0 1 0 fxx/4									
	0	1 1 fxx/8									
	1	0	0 0 fxx/16								
	1	0	1	fxx/32							
	1	1	1 0 fxx/64								
	1	1 1 1 fxx/128									
		1       1       1       fxx/128         Note       TP0OPT0.TP0OVF bit, 16-bit counter, timer output (TOP00, TOP01 p         Cautions       1. Set the TP0CKS2 to TP0CKS0 bits when the TP0CE bit = 0.         When the value of the TP0CE bit is changed from 0         TP0CKS2 to TP0CKS0 bits can be set simultaneously.									

# (2) TMP0 control register 1 (TP0CTL1)

The TP0CTL1 register is an 8-bit register that controls the operation of TMP0. This register can be read or written in 8-bit or 1-bit units. Reset input clears this register to 00H.

OCTL1     0     TPOEST     TPOEEE     0     0     TPOMD2     TPOMD1     TPOMD1       TPOEST     Software trigger control     -     -     -     -       1     Generate a valid signal for external trigger input.
0 _
0 -
1 Generate a valid signal for external trigger input
<ul> <li>In one-shot pulse output mode: A one-shot pulse is output with writing 1 to the TP0EST bit as the trigger.</li> <li>In external trigger pulse output mode: A PWM waveform is output with writing 1 to the TP0EST bit as the trigger.</li> </ul>
TP0EEE Count clock selection
0 Disable operation with external event count input. (Perform counting with the count clock selected by the TP0CTL0.TP0Ck to TP0CTL0.TP0CK2 bits.)
1 Enable operation with external event count input. (Perform counting at the valid edge of the external event count input signal.)
The TP0EEE bit selects whether counting is performed with the internal count cloc or the valid edge of the external event count input.
TP0MD2 TP0MD1 TP0MD0 Timer mode selection
TP0MD2TP0MD1TP0MD0Timer mode selection000Interval timer mode
0 0 0 Interval timer mode
0     0     0     Interval timer mode       0     0     1     External event count mode
0     0     0     Interval timer mode       0     0     1     External event count mode       0     1     0     External trigger pulse output mode
000Interval timer mode001External event count mode010External trigger pulse output mode011One-shot pulse output mode
000Interval timer mode001External event count mode010External trigger pulse output mode011One-shot pulse output mode100PWM output mode

## (3) TMP0 I/O control register 0 (TP0IOC0)

The TP0IOC0 register is an 8-bit register that controls the timer output (TOP00, TOP01 pins). This register can be read or written in 8-bit or 1-bit units. Reset input clears this register to 00H.

	7	6	5	4	3	<2>	1	<0>					
TP0IOC0	0	0	0	0	TP0OL1	TP0OE1	TP0OL0	TP0OE0					
	TP0OL1			TOP01 r	oin output le	vel settina							
	0												
	1												
	TP0OE1	P0OE1 TOP01 pin output setting											
	0	Timer output disabled											
		<ul> <li>When TP0OL1 bit = 0: Low level is output from the TOP01 pin</li> <li>When TP0OL1 bit = 1: High level is output from the TOP01 pin</li> </ul>											
	1	1 Timer output enabled (a square wave is output from the TOP01 pin).											
	TP0OL0	00L0 TOP00 pin output level setting											
	0	TOP00 pin output inversion disabled											
	1	TOP00 p	TOP00 pin output inversion enabled										
	TP0OE0	TP0OE0 TOP00 pin output setting											
	0	• When T	<ul> <li>Timer output disabled</li> <li>When TP0OL0 bit = 0: Low level is output from the TOP00 pin</li> <li>When TP0OL0 bit = 1: High level is output from the TOP00 pin</li> </ul>										
	1	Timer output enabled (a square wave is output from the TOP00 pin).											
	Cautions 1. Rewrite the TP0OL1, TP0OE1, TP0OL0, and when the TP0CTL0.TP0CE bit = 0. (The same written when the TP0CE bit = 1.) If re mistakenly performed, clear the TP0CE bit t set the bits again. 2. Even if the TP0OLa bit is manipulated whe and TP0OEa bits are 0, the TOP0a pin output							ue can b iting wa and the ne TP0C					

# (4) TMP0 I/O control register 1 (TP0IOC1)

The TP0IOC1 register is an 8-bit register that controls the valid edge of the capture trigger input signals (TIP00, TIP01 pins).

This register can be read or written in 8-bit units.

Reset input clears this register to 00H.

	7	6	5	4	3	2	1	0
TP0IOC1	0	0	0	0	TP0IS3	TP0IS2	TP0IS1	TP0IS0
		I	1		I	1	1	1
	TP0IS3	TP0IS2	Capture	e trigger in	put signal (	TIP01 pin)	valid edge	setting
	0	0	No edge o	detection (	capture ope	eration inva	ılid)	
	0	1	Detection	of rising e	dge			
	1	0	Detection	of falling e	edge			
	1	1	Detection	of both ec	lges			
	TP0IS1	TP0IS0	Capture	e trigger in	put signal (	TIP00 pin)	valid edge	setting
	0	0	No edge o	detection (	capture ope	eration inva	ılid)	
	0	1	Detection	of rising e	dge			
	1	0	Detection	of falling e	edge			
	1	1	Detection	of both ec	lges			
	Cautions				• ••	TP0IS0 same va		hen the

## (5) TMP0 I/O control register 2 (TP0IOC2)

The TP0IOC2 register is an 8-bit register that controls the valid edge of the external event count input signal (TIP00 pin) and external trigger input signal (TIP00 pin).

This register can be read or written in 8-bit or 1-bit units.

Reset input clears this register to 00H.

	7	6	5	4	3	2	1	0			
TP0IOC2	0	0	0	0	TP0EES1	TP0EES0	TP0ETS1	TP0ETS0			
	TP0EES1 TP0EES0 External event count input signal (TIP00 pin) valid edge setting										
	0	0 0 No edge detection (external event count invalid)									
	0	1	Detection	Detection of rising edge							
	1	0	Detection of falling edge								
	1										
	TP0ETS1         TP0ETS0         External trigger input signal (TIP00 pin) valid edge setting										
	0	0 0 No edge detection (external trigger invalid)									
	0	0 1 Detection of rising edge									
	1	1 0 Detection of falling edge									
	1 1 Detection of both edges										
	Cautions	bits can mist set t 2. The	when th be writte takenly p the bits a TP0EES	e TP0CT en when erformed gain. 1 and TF	I, TP0EES L0.TP0CE the TP0C d, clear th P0EES0 bi = 1 or who	bit = 0. E bit = 1. e TP0CE ts are va	(The sa ) If rewr bit to 0 Ilid only	me value iting was and then when the			

# (6) TMP0 option register 0 (TP0OPT0)

Г

The TP0OPT0 register is an 8-bit register used to set the capture/compare operation and detect an overflow. This register can be read or written in 8-bit or 1-bit units.

Reset input clears this register to 00H.

	7	6	5	4	3	2	1	<0>		
TP0OPT0	0	0	TP0CCS1	TP0CCS0	0	0	0	TP00VF		
	TP0CCS1		TP0CC	CR1 register	capture/o	compare se	election			
	0 Compare register selected									
	1	1 Capture register selected								
	The TP0	The TP0CCS1 bit setting is valid only in the free-running timer mode.								
		TP0CCS0 TP0CCR0 register capture/compare selection								
	0	0 Compare register selected								
		1 Capture register selected								
	The TP0	The TP0CCS0 bit setting is valid only in the free-running timer mode.								
		TP0OVF TMP0 overflow detection flag								
	Set (1)		Overflow							
	Reset (0)			bit 0 written				from		
	FFFFH	• The TP0OVF bit is reset when the 16-bit counter count value overflows from FFFFH to 0000H in the free-running timer mode or the pulse width measurement								
	mode. • An inter	rupt reque	est signal (IN	NTTP0OV) is	generat	ed at the s	ame time	that the		
	TP00V	F bit is set	to 1. The II	NTTP0OV si	gnal is n	ot generate	ed in mode	es other		
	<ul> <li>than the free-running timer mode and the pulse width measurement mode.</li> <li>The TP0OVF bit is not cleared even when the TP0OVF bit or the TP0OPT0 register are read when the TP0OVF bit = 1.</li> <li>The TP0OVF bit can be both read and written, but the TP0OVF bit cannot be set</li> </ul>									
				is no influen						
	Cautions	1. Rew	rite the T	P0CCS1 a	nd TP0	CCS0 bit	s when	the TP0CE		
			•	same valu						
			•	writing wa				I, clear the		
		TP0	CE bit to 0	) and then	set the	bits agai	in.			

#### (7) TMP0 capture/compare register 0 (TP0CCR0)

The TP0CCR0 register can be used as a capture register or a compare register depending on the mode.

This register can be used as a capture register or a compare register only in the free-running timer mode, depending on the setting of the TP0OPT0.TP0CCS0 bit. In the pulse width measurement mode, the TP0CCR0 register can be used only as a capture register. In any other mode, this register can be used only as a compare register.

The TP0CCR0 register can be read or written during operation.

This register can be read or written in 16-bit units.

Reset input clears this register to 0000H.

# Caution Accessing the TP0CCR0 register is disabled during subclock operation with the main clock stopped. For details, refer to 3.4.8 (2).

15       14       13       12       11       10       9       8       7       6       5       4       3       2       1       0         TPOCCR0       Image: Constraint of the second seco	After res	set: 0	000H	F	۲/W	Ade	dress	: FFF	FF5A	A6H							
TPOCCR0		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	TP0CCR0																

#### (a) Function as compare register

The TP0CCR0 register can be rewritten even when the TP0CTL0.TP0CE bit = 1.

The set value of the TP0CCR0 register is transferred to the CCR0 buffer register. When the value of the 16-bit counter matches the value of the CCR0 buffer register, a compare match interrupt request signal (INTTP0CC0) is generated. If TOP00 pin output is enabled at this time, the output of the TOP00 pin is inverted.

When the TPOCCR0 register is used as a cycle register in the interval timer mode, external event count mode, external trigger pulse output mode, one-shot pulse output mode, or PWM output mode, the value of the 16-bit counter is cleared (0000H) if its count value matches the value of the CCR0 buffer register.

## (b) Function as capture register

When the TP0CCR0 register is used as a capture register in the free-running timer mode, the count value of the 16-bit counter is stored in the TP0CCR0 register if the valid edge of the capture trigger input pin (TIP00 pin) is detected. In the pulse width measurement mode, the count value of the 16-bit counter is stored in the TP0CCR0 register and the 16-bit counter is cleared (0000H) if the valid edge of the capture trigger input pin (TIP00 pin) is detected.

Even if the capture operation and reading the TP0CCR0 register conflict, the correct value of the TP0CCR0 register can be read.

The following table shows the functions of the capture/compare register in each mode, and how to write data to the compare register.

Operation Mode	Capture/Compare Register	How to Write Compare Register
Interval timer	Compare register	Anytime write
External event counter	Compare register	Anytime write
External trigger pulse output	Compare register	Batch write
One-shot pulse output	Compare register	Anytime write
PWM output	Compare register	Batch write
Free-running timer	Capture/compare register	Anytime write
Pulse width measurement	Capture register	_

#### Table 7-2. Function of Capture/Compare Register in Each Mode and How to Write Compare Register

#### (8) TMP0 capture/compare register 1 (TP0CCR1)

The TP0CCR1 register can be used as a capture register or a compare register depending on the mode.

This register can be used as a capture register or a compare register only in the free-running timer mode, depending on the setting of the TP0OPT0.TP0CCS1 bit. In the pulse width measurement mode, the TP0CCR1 register can be used only as a capture register. In any other mode, this register can be used only as a compare register.

The TP0CCR1 register can be read or written during operation.

This register can be read or written in 16-bit units.

Reset input clears this register to 0000H.

# Caution Accessing the TP0CCR1 register is disabled during subclock operation with the main clock stopped. For details, refer to 3.4.8 (2).

15       14       13       12       11       10       9       8       7       6       5       4       3       2       1       0         TP0CCR1       Image: Constraint of the second seco	After res	set: 0	000H	٦	R/W	Ad	dress	: FFF	FF5A	\8H							
TP0CCR1		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	TP0CCR1																

## (a) Function as compare register

The TP0CCR1 register can be rewritten even when the TP0CTL0.TP0CE bit = 1.

The set value of the TP0CCR1 register is transferred to the CCR1 buffer register. When the value of the 16-bit counter matches the value of the CCR1 buffer register, a compare match interrupt request signal (INTTP0CC1) is generated. If TOP01 pin output is enabled at this time, the output of the TOP01 pin is inverted.

# (b) Function as capture register

When the TP0CCR1 register is used as a capture register in the free-running timer mode, the count value of the 16-bit counter is stored in the TP0CCR1 register if the valid edge of the capture trigger input pin (TIP01 pin) is detected. In the pulse width measurement mode, the count value of the 16-bit counter is stored in the TP0CCR1 register and the 16-bit counter is cleared (0000H) if the valid edge of the capture trigger input pin (TIP01 pin) is detected.

Even if the capture operation and reading the TP0CCR1 register conflict, the correct value of the TP0CCR1 register can be read.

The following table shows the functions of the capture/compare register in each mode, and how to write data to the compare register.

Operation Mode	Capture/Compare Register	How to Write Compare Register
Interval timer	Compare register	Anytime write
External event counter	Compare register	Anytime write
External trigger pulse output	Compare register	Batch write
One-shot pulse output	Compare register	Anytime write
PWM output	Compare register	Batch write
Free-running timer	Capture/compare register	Anytime write
Pulse width measurement	Capture register	_

Table 7-3. Function of Capture/Compare Register in Each Mode and How to Write Compare Register

#### (9) TMP0 counter read buffer register (TP0CNT)

The TP0CNT register is a read buffer register that can read the count value of the 16-bit counter. If this register is read when the TP0CTL0.TP0CE bit = 1, the count value of the 16-bit timer can be read. This register is read-only, in 16-bit units.

The value of the TP0CNT register is cleared to 0000H when the TP0CE bit = 0. If the TP0CNT register is read at this time, the value of the 16-bit counter (FFFFH) is not read, but 0000H is read.

The value of the TP0CNT register is cleared to 0000H after reset, as the TP0CE bit is cleared to 0.

# Caution Accessing the TP0CNT register is disabled during subclock operation with the main clock stopped. For details, refer to 3.4.8 (2).

After res	set: 0	000H	F	R J	Addre	ss: F	FFFF	5AAH	4							
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TP0CNT																

# 7.5 Operation

TMP0 can perform the following operations.

Operation	TP0CTL1.TP0EST Bit (Software Trigger Bit)	TIP00 Pin (External Trigger Input)	Capture/Compare Register Setting	Compare Register Write
Interval timer mode	Invalid	Invalid	Compare only	Anytime write
External event count mode <sup>Note 1</sup>	Invalid	Invalid	Compare only	Anytime write
External trigger pulse output mode <sup>Note 2</sup>	Valid	Valid	Compare only	Batch write
One-shot pulse output mode <sup>Note 2</sup>	Valid	Valid	Compare only	Anytime write
PWM output mode	Invalid	Invalid	Compare only	Batch write
Free-running timer mode	Invalid	Invalid	Switching enabled	Anytime write
Pulse width measurement mode <sup>Note 2</sup>	Invalid	Invalid	Capture only	Not applicable

**Notes 1.** To use the external event count mode, specify that the valid edge of the TIP00 pin capture trigger input is not detected (by clearing the TP0IOC1.TP0IS1 and TP0IOC1.TP0IS0 bits to "00").

2. When using the external trigger pulse output mode, one-shot pulse output mode, and pulse width measurement mode, select the internal clock as the count clock (by clearing the TP0CTL1.TP0EEE bit to 0).

# 7.5.1 Interval timer mode (TP0MD2 to TP0MD0 bits = 000)

In the interval timer mode, an interrupt request signal (INTTP0CC0) is generated at the specified interval if the TP0CTL0.TP0CE bit is set to 1. A square wave whose half cycle is equal to the interval can be output from the TOP00 pin.

Usually, the TP0CCR1 register is not used in the interval timer mode.







Figure 7-3. Basic Timing of Operation in Interval Timer Mode




When the TP0CE bit is set to 1, the value of the 16-bit counter is cleared from FFFFH to 0000H in synchronization with the count clock, and the counter starts counting. At this time, the output of the TOP00 pin is inverted. Additionally, the set value of the TP0CCR0 register is transferred to the CCR0 buffer register.

When the count value of the 16-bit counter matches the value of the CCR0 buffer register, the 16-bit counter is cleared to 0000H, the output of the TOP00 pin is inverted, and a compare match interrupt request signal (INTTP0CC0) is generated.


The interval can be calculated by the following expression.

Interval = (Set value of TP0CCR0 register + 1) × Count clock cycle





#### Figure 7-4. Register Setting for Interval Timer Mode Operation (2/2)



#### (1) Interval timer mode operation flow




Figure 7-5. Software Processing Flow in Interval Timer Mode

# (2) Interval timer mode operation timing

# (a) Operation if TP0CCR0 register is cleared to 0000H


If the TP0CCR0 register is cleared to 0000H, the INTTP0CC0 signal is generated at each count clock, and the output of the TOP00 pin is inverted.

The value of the 16-bit counter is always 0000H.

Count clock 16-bit counter	FFFFH	0000н	Оооон	0000Н	0000Н	
TP0CE bit						
TP0CCR0 register			0000H			
TOP00 pin output						
INTTP0CC0 signal						
		Interval time Count clock cycle	Interval time Count clock cycle	Interval time Count clock cycle		

# (b) Operation if TP0CCR0 register is set to FFFFH


If the TPOCCR0 register is set to FFFFH, the 16-bit counter counts up to FFFFH. The counter is cleared to 0000H in synchronization with the next count-up timing. The INTTPOCC0 signal is generated and the output of the TOP00 pin is inverted. At this time, an overflow interrupt request signal (INTTPOOV) is not generated, nor is the overflow flag (TP0OPT0.TP0OVF bit) set to 1.



## (c) Notes on rewriting TP0CCR0 register

To change the value of the TP0CCR0 register to a smaller value, stop counting once and then change the set value.

If the value of the TP0CCR0 register is rewritten to a smaller value during counting, the 16-bit counter may overflow.




If the value of the TP0CCR0 register is changed from  $D_1$  to  $D_2$  while the count value is greater than  $D_2$  but less than  $D_1$ , the count value is transferred to the CCR0 buffer register as soon as the TP0CCR0 register has been rewritten. Consequently, the value of the 16-bit counter that is compared is  $D_2$ .

Because the count value has already exceeded D<sub>2</sub>, however, the 16-bit counter counts up to FFFFH, overflows, and then counts up again from 0000H. When the count value matches D<sub>2</sub>, the INTTPOCCO signal is generated and the output of the TOP00 pin is inverted.

Therefore, the INTTP0CC0 signal may not be generated at the interval time " $(D_1 + 1) \times Count$  clock cycle" or " $(D_2 + 1) \times Count$  clock cycle" originally expected, but may be generated at an interval of " $(10000H + D_2 + 1) \times Count$  clock period".

# (d) Operation of TP0CCR1 register





If the set value of the TP0CCR1 register is less than the set value of the TP0CCR0 register, the INTTP0CC1 signal is generated once per cycle. At the same time, the output of the TOP01 pin is inverted. The TOP01 pin outputs a square wave with the same cycle as that output by the TOP00 pin.




Figure 7-7. Timing Chart When  $D_{01} \ge D_{11}$ 

If the set value of the TP0CCR1 register is greater than the set value of the TP0CCR0 register, the count value of the 16-bit counter does not match the value of the TP0CCR1 register. Consequently, the INTTP0CC1 signal is not generated, nor is the output of the TOP01 pin changed.





Figure 7-8. Timing Chart When Do1 < D11

#### 7.5.2 External event count mode (TP0MD2 to TP0MD0 bits = 001)


In the external event count mode, the valid edge of the external event count input is counted when the TP0CTL0.TP0CE bit is set to 1, and an interrupt request signal (INTTP0CC0) is generated each time the specified number of edges have been counted. The TOP00 pin cannot be used.

Usually, the TP0CCR1 register is not used in the external event count mode.










When the TP0CE bit is set to 1, the value of the 16-bit counter is cleared from FFFFH to 0000H. The counter counts each time the valid edge of external event count input is detected. Additionally, the set value of the TP0CCR0 register is transferred to the CCR0 buffer register.

When the count value of the 16-bit counter matches the value of the CCR0 buffer register, the 16-bit counter is cleared to 0000H, and a compare match interrupt request signal (INTTP0CC0) is generated.

The INTTP0CC0 signal is generated each time the valid edge of the external event count input has been detected (set value of TP0CCR0 register + 1) times.





#### Figure 7-11. Register Setting for Operation in External Event Count Mode (2/2)

#### (e) TMP0 counter read buffer register (TP0CNT)

The count value of the 16-bit counter can be read by reading the TP0CNT register.

#### (f) TMP0 capture/compare register 0 (TP0CCR0)

If  $D_0$  is set to the TP0CCR0 register, the counter is cleared and a compare match interrupt request signal (INTTP0CC0) is generated when the number of external event counts reaches ( $D_0 + 1$ ).

#### (g) TMP0 capture/compare register 1 (TP0CCR1)

Usually, the TP0CCR1 register is not used in the external event count mode. However, the set value of the TP0CCR1 register is transferred to the CCR1 buffer register. When the count value of the 16-bit counter matches the value of the CCR1 buffer register, a compare match interrupt request signal (INTTP0CC1) is generated.

Therefore, mask the interrupt signal by using the interrupt mask flag (TP0CCMK1).

**Remark** TMP0 I/O control register 1 (TP0IOC1) and TMP0 option register 0 (TP0OPT0) are not used in the external event count mode.

# (1) External event count mode operation flow





Figure 7-12. Flow of Software Processing in External Event Count Mode

#### (2) Operation timing in external event count mode

## (a) Operation if TP0CCR0 register is cleared to 0000H


If the TP0CCR0 register is cleared to 0000H, the INTTP0CC0 signal is generated each time the valid signal of the external event count signal has been detected.

The 16-bit counter is always 0000H.



# (b) Operation if TP0CCR0 register is set to FFFFH


If the TP0CCR0 register is set to FFFFH, the 16-bit counter counts to FFFFH each time the valid edge of the external event count signal has been detected. The 16-bit counter is cleared to 0000H in synchronization with the next count-up timing, and the INTTP0CC0 signal is generated. At this time, the TP0OPT0.TP0OVF bit is not set.



### (c) Notes on rewriting the TP0CCR0 register

To change the value of the TP0CCR0 register to a smaller value, stop counting once and then change the set value.

If the value of the TP0CCR0 register is rewritten to a smaller value during counting, the 16-bit counter may overflow.




If the value of the TP0CCR0 register is changed from  $D_1$  to  $D_2$  while the count value is greater than  $D_2$  but less than  $D_1$ , the count value is transferred to the CCR0 buffer register as soon as the TP0CCR0 register has been rewritten. Consequently, the value that is compared with the 16-bit counter is  $D_2$ .

Because the count value has already exceeded D<sub>2</sub>, however, the 16-bit counter counts up to FFFFH, overflows, and then counts up again from 0000H. When the count value matches D<sub>2</sub>, the INTTPOCCO signal is generated.

Therefore, the INTTPOCC0 signal may not be generated at the valid edge count of " $(D_1 + 1)$  times" or " $(D_2 + 1)$  times" originally expected, but may be generated at the valid edge count of " $(10000H + D_2 + 1)$  times".


(d) Operation of TP0CCR1 register





If the set value of the TP0CCR1 register is smaller than the set value of the TP0CCR0 register, the INTTP0CC1 signal is generated once per cycle. At the same time, the output signal of the TOP01 pin is inverted.





If the set value of the TP0CCR1 register is greater than the set value of the TP0CCR0 register, the INTTP0CC1 signal is not generated because the count value of the 16-bit counter and the value of the TP0CCR1 register do not match. Nor is the output signal of the TOP01 pin changed.





Figure 7-15. Timing Chart When Do1 < D11


# 7.5.3 External trigger pulse output mode (TP0MD2 to TP0MD0 bits = 010)


In the external trigger pulse output mode, 16-bit timer/event counter P waits for a trigger when the TP0CTL0.TP0CE bit is set to 1. When the valid edge of an external trigger input signal is detected, 16-bit timer/event counter P starts counting, and outputs a PWM waveform from the TOP01 pin.

Pulses can also be output by generating a software trigger instead of using the external trigger. When using a software trigger, a square wave that has one cycle of the PWM waveform as half its cycle can also be output from the TOP00 pin.









16-bit timer/event counter P waits for a trigger when the TP0CE bit is set to 1. When the trigger is generated, the 16-bit counter is cleared from FFFFH to 0000H, starts counting at the same time, and outputs a PWM waveform from the TOP01 pin.

If the trigger is generated again while the counter is operating, the counter is cleared to 0000H and restarted. The active level width, cycle, and duty factor of the PWM waveform can be calculated as follows.

Active level width = (Set value of TP0CCR1 register) × Count clock cycle

Cycle = (Set value of TP0CCR0 register + 1)  $\times$  Count clock cycle

Duty factor = (Set value of TP0CCR1 register)/(Set value of TP0CCR0 register + 1)

The compare match interrupt request signal INTTPOCC0 is generated when the 16-bit counter counts next time after its count value matches the value of the CCR0 buffer register, and the 16-bit counter is cleared to 0000H. The compare match interrupt request signal INTTPOCC1 is generated when the count value of the 16-bit counter matches the value of the CCR1 buffer register.

The value set to the TP0CCRa register is transferred to the CCRa buffer register when the count value of the 16-bit counter matches the value of the CCRa buffer register and the 16-bit counter is cleared to 0000H.

The valid edge of an external trigger input signal, or setting the software trigger (TP0CTL1.TP0EST bit) to 1 is used as the trigger.

**Remark** a = 0, 1




Figure 7-18. Setting of Registers in External Trigger Pulse Output Mode (1/2)

# Figure 7-18. Setting of Registers in External Trigger Pulse Output Mode (2/2)

(d)	TMP0 I/O	control re	egister 2	(TP0IOC2	2)				
					TP0EES1	TP0EES0	TP0ETS1	TP0ETS0	
TP0IOC2	0	0	0	0	0/1	0/1	0/1	0/1	
									Select valid edge of external trigger input Select valid edge of external event count input
	TMP0 cou The value TMP0 cap	of the 16-	bit counte	er can be	read by re	C		C	
	PWM wav Cycle =	eform are (D₀ + 1) ×	as follows	s.		the TP0C	CR1 regis	ster, the c	ycle and active level of the
	Remark			egister 1 ger pulse o	•	,	IP0 option	register (	0 (TP0OPT0) are not used

# (1) Operation flow in external trigger pulse output mode




Figure 7-19. Software Processing Flow in External Trigger Pulse Output Mode (1/2)





Figure 7-19. Software Processing Flow in External Trigger Pulse Output Mode (2/2)

#### (2) External trigger pulse output mode operation timing

# (a) Note on changing pulse width during operation

To change the PWM waveform while the counter is operating, write the TP0CCR1 register last. Rewrite the TP0CCRa register after writing the TP0CCR1 register after the INTTP0CC0 signal is detected.



In order to transfer data from the TP0CCRa register to the CCRa buffer register, the TP0CCR1 register must be written.

To change both the cycle and active level width of the PWM waveform at this time, first set the cycle to the TP0CCR0 register and then set the active level width to the TP0CCR1 register.

To change only the cycle of the PWM waveform, first set the cycle to the TP0CCR0 register, and then write the same value to the TP0CCR1 register.

To change only the active level width (duty factor) of the PWM waveform, only the TP0CCR1 register has to be set.

After data is written to the TP0CCR1 register, the value written to the TP0CCRa register is transferred to the CCRa buffer register in synchronization with clearing of the 16-bit counter, and is used as the value compared with the 16-bit counter.

To write the TP0CCR0 or TP0CCR1 register again after writing the TP0CCR1 register once, do so after the INTTP0CC0 signal is generated. Otherwise, the value of the CCRa buffer register may become undefined because the timing of transferring data from the TP0CCRa register to the CCRa buffer register conflicts with writing the TP0CCRa register.

**Remark** a = 0, 1

# (b) 0%/100% output of PWM waveform

To output a 0% waveform, clear the TP0CCR1 register to 0000H. If the set value of the TP0CCR0 register is FFFFH, the INTTP0CC1 signal is generated periodically.


Count clock			
16-bit counter		$\frac{1}{2}$ $D_0 - 1$ $D_0$ 0000 0001 $D_0$	$D_0 = 1$ $D_0$ $0000$
TP0CE bit		· · · · · · · · · · · · · · · · · · ·	· · · · · · · · · · · · · · · · · · ·
TP0CCR0 register	 		Do
TP0CCR1 register	0000H	0000Н	0000H
INTTP0CC0 signal		,	,
INTTP0CC1 signal		,,	,
TOP01 pin output		·	<u>}</u>

To output a 100% waveform, set a value of (set value of TP0CCR0 register + 1) to the TP0CCR1 register. If the set value of the TP0CCR0 register is FFFFH, 100% output cannot be produced.


Count clock					
16-bit counter		$\sum_{i=1}^{n} D_0 - 1 D_0$	0000 0001	$\int D_0 - 1 D_0$	0000
TP0CE bit		) <del>,</del>		) <del>.</del>	
TP0CCR0 register		} <del>}</del>	Do	Do	
TP0CCR1 register	 D₀ + 1	\;	D <sub>0</sub> + 1	Do + 1	
INTTP0CC0 signal		\${		Ş	
INTTP0CC1 signal		\ <del>\</del>		·	
TOP01 pin output		\ <u>\</u>		)	

## (c) Conflict between trigger detection and match with TP0CCR1 register

If the trigger is detected immediately after the INTTPOCC1 signal is generated, the 16-bit counter is immediately cleared to 0000H, the output signal of the TOP01 pin is asserted, and the counter continues counting. Consequently, the inactive period of the PWM waveform is shortened.




If the trigger is detected immediately before the INTTPOCC1 signal is generated, the INTTPOCC1 signal is not generated, and the 16-bit counter is cleared to 0000H and continues counting. The output signal of the TOP01 pin remains active. Consequently, the active period of the PWM waveform is extended.




## (d) Conflict between trigger detection and match with TP0CCR0 register

If the trigger is detected immediately after the INTTPOCC0 signal is generated, the 16-bit counter is cleared to 0000H and continues counting up. Therefore, the active period of the TOP01 pin is extended by time from generation of the INTTPOCC0 signal to trigger detection.




If the trigger is detected immediately before the INTTP0CC0 signal is generated, the INTTP0CC0 signal is not generated. The 16-bit counter is cleared to 0000H, the TOP01 pin is asserted, and the counter continues counting. Consequently, the inactive period of the PWM waveform is shortened.



# (e) Generation timing of compare match interrupt request signal (INTTP0CC1)

The timing of generation of the INTTP0CC1 signal in the external trigger pulse output mode differs from the timing of other INTTP0CC1 signals; the INTTP0CC1 signal is generated when the count value of the 16-bit counter matches the value of the TP0CCR1 register.




Usually, the INTTP0CC1 signal is generated in synchronization with the next count up, after the count value of the 16-bit counter matches the value of the TP0CCR1 register.

In the external trigger pulse output mode, however, it is generated one clock earlier. This is because the timing is changed to match the timing of changing the output signal of the TOP01 pin.

#### 7.5.4 One-shot pulse output mode (TP0MD2 to TP0MD0 bits = 011)

In the one-shot pulse output mode, 16-bit timer/event counter P waits for a trigger when the TP0CTL0.TP0CE bit is set to 1. When the valid edge of an external trigger input is detected, 16-bit timer/event counter P starts counting, and outputs a one-shot pulse from the TOP01 pin.

Instead of the external trigger, a software trigger can also be generated to output the pulse. When the software trigger is used, the TOP00 pin outputs the active level while the 16-bit counter is counting, and the inactive level when the counter is stopped (waiting for a trigger).



#### Figure 7-20. Configuration in One-Shot Pulse Output Mode




Figure 7-21. Basic Timing in One-Shot Pulse Output Mode

When the TPOCE bit is set to 1, 16-bit timer/event counter P waits for a trigger. When the trigger is generated, the 16-bit counter is cleared from FFFFH to 0000H, starts counting, and outputs a one-shot pulse from the TOP01 pin. After the one-shot pulse is output, the 16-bit counter is set to FFFFH, stops counting, and waits for a trigger. If a trigger is generated again while the one-shot pulse is being output, it is ignored.

The output delay period and active level width of the one-shot pulse can be calculated as follows.

Output delay period = (Set value of TP0CCR1 register) × Count clock cycle Active level width = (Set value of TP0CCR0 register – Set value of TP0CCR1 register + 1) × Count clock cycle

The compare match interrupt request signal INTTPOCC0 is generated when the 16-bit counter counts after its count value matches the value of the CCR0 buffer register. The compare match interrupt request signal INTTPOCC1 is generated when the count value of the 16-bit counter matches the value of the CCR1 buffer register.

The valid edge of an external trigger input or setting the software trigger (TP0CTL1.TP0EST bit) to 1 is used as the trigger.




Figure 7-22. Setting of Registers in One-Shot Pulse Output Mode (1/2)

# Figure 7-22. Setting of Registers in One-Shot Pulse Output Mode (2/2)

					TP0EES1	TP0EES0	TP0ETS1	TP0ETS0	
OC2	0	0	0	0	0/1	0/1	0/1	0/1	
									Select valid edge of external trigger input
									Select valid edge of external event count input
(f)	ТМР0 сар	oture/com	pare reg	isters 0 a	nd 1 (TP(	)CCR0 ar	nd TP0CC	R1)	
(f)	-				•				ctive level width and ou
				-			Oltri logio		
	delay peri								
		el width =	(D1 – D0 +	+ 1) × Cou		cycle			

### (1) Operation flow in one-shot pulse output mode





Figure 7-23. Software Processing Flow in One-Shot Pulse Output Mode

#### (2) Operation timing in one-shot pulse output mode

#### (a) Note on rewriting TP0CCRa register

To change the set value of the TP0CCRa register to a smaller value, stop counting once, and then change the set value.

If the value of the TP0CCRa register is rewritten to a smaller value during counting, the 16-bit counter may overflow.



When the TP0CCR0 register is rewritten from  $D_{00}$  to  $D_{01}$  and the TP0CCR1 register from  $D_{10}$  to  $D_{11}$  where  $D_{00} > D_{01}$  and  $D_{10} > D_{11}$ , if the TP0CCR1 register is rewritten when the count value of the 16-bit counter is greater than  $D_{11}$  and less than  $D_{10}$  and if the TP0CCR0 register is rewritten when the count value is greater than  $D_{01}$  and less than  $D_{00}$ , each set value is reflected as soon as the register has been rewritten and compared with the count value. The counter counts up to FFFFH and then counts up again from 0000H. When the count value matches  $D_{11}$ , the counter generates the INTTP0CC1 signal and asserts the TOP01 pin. When the count value matches  $D_{01}$ , the counter generates the INTTP0CC0 signal, deasserts the TOP01 pin, and stops counting.

Therefore, the counter may output a pulse with a delay period or active period different from that of the one-shot pulse that is originally expected.

# (b) Generation timing of compare match interrupt request signal (INTTP0CC1)

The generation timing of the INTTP0CC1 signal in the one-shot pulse output mode is different from other INTTP0CC1 signals; the INTTP0CC1 signal is generated when the count value of the 16-bit counter matches the value of the TP0CCR1 register.

Count clock		
16-bit counter	D1 - 2 D1 - 1 D1 D1 + 1 D1 + 2	
TP0CCR1 register	D1	
TOP01 pin output		
INTTP0CC1 signal		

Usually, the INTTP0CC1 signal is generated when the 16-bit counter counts up next time after its count value matches the value of the TP0CCR1 register.

In the one-shot pulse output mode, however, it is generated one clock earlier. This is because the timing is changed to match the change timing of the TOP01 pin.

# 7.5.5 PWM output mode (TP0MD2 to TP0MD0 bits = 100)

In the PWM output mode, a PWM waveform is output from the TOP01 pin when the TP0CTL0.TP0CE bit is set to 1. In addition, a pulse with one cycle of the PWM waveform as half its cycle is output from the TOP00 pin.




Figure 7-24. Configuration in PWM Output Mode




Figure 7-25. Basic Timing in PWM Output Mode

When the TP0CE bit is set to 1, the 16-bit counter is cleared from FFFFH to 0000H, starts counting, and outputs a PWM waveform from the TOP01 pin.


The active level width, cycle, and duty factor of the PWM waveform can be calculated as follows.


Active level width = (Set value of TP0CCR1 register ) × Count clock cycle Cycle = (Set value of TP0CCR0 register + 1) × Count clock cycle Duty factor = (Set value of TP0CCR1 register)/(Set value of TP0CCR0 register + 1)

The PWM waveform can be changed by rewriting the TP0CCRa register while the counter is operating. The newly written value is reflected when the count value of the 16-bit counter matches the value of the CCR0 buffer register and the 16-bit counter is cleared to 0000H.

The compare match interrupt request signal INTTP0CC0 is generated when the 16-bit counter counts next time after its count value matches the value of the CCR0 buffer register, and the 16-bit counter is cleared to 0000H. The compare match interrupt request signal INTTP0CC1 is generated when the count value of the 16-bit counter matches the value of the CCR1 buffer register.

The value set to the TP0CCRa register is transferred to the CCRa buffer register when the count value of the 16-bit counter matches the value of the CCRa buffer register and the 16-bit counter is cleared to 0000H.





					TP0EES1	TP0EES0	TP0ETS1	TPOETSC	) 7
C2	0	0	0	0	0/1	0/1	0	0	]
									Select valid edge of external event count input.
-	MP0 cou	unter read	l buffer re	egister (T	FPOCNT)				
		of the 16-			-	-		-	
f) T	ſ <b>MP0 ca</b> p f D₀ is se	oture/com	<b>pare reg</b> i P0CCR0	i <b>sters 0 a</b> register a	and 1 (TP	)CCR0 ar	nd TP0CC	:R1)	cycle and active level of
f) T	f <b>MP0 cap</b> f D₀ is se PWM wav Cycle =	oture/com	pare regi POCCR0 as follows	i <b>sters 0 a</b> register a s. ock cycle	and <b>1 (TP</b> and D1 to	)CCR0 ar	nd TP0CC	:R1)	cycle and active level of

# Figure 7-26. Register Setting in PWM Output Mode (2/2)

# (1) Operation flow in PWM output mode






Figure 7-27. Software Processing Flow in PWM Output Mode (1/2)






### (2) PWM output mode operation timing

### (a) Changing pulse width during operation

To change the PWM waveform while the counter is operating, write the TP0CCR1 register last. Rewrite the TP0CCRa register after writing the TP0CCR1 register after the INTTP0CC1 signal is detected.



To transfer data from the TP0CCRa register to the CCRa buffer register, the TP0CCR1 register must be written.

To change both the cycle and active level of the PWM waveform at this time, first set the cycle to the TP0CCR0 register and then set the active level to the TP0CCR1 register.

To change only the cycle of the PWM waveform, first set the cycle to the TP0CCR0 register, and then write the same value to the TP0CCR1 register.

To change only the active level width (duty factor) of the PWM waveform, only the TP0CCR1 register has to be set.

After data is written to the TP0CCR1 register, the value written to the TP0CCRa register is transferred to the CCRa buffer register in synchronization with clearing of the 16-bit counter, and is used as the value compared with the 16-bit counter.

To write the TP0CCR0 or TP0CCR1 register again after writing the TP0CCR1 register once, do so after the INTTP0CC0 signal is generated. Otherwise, the value of the CCRa buffer register may become undefined because the timing of transferring data from the TP0CCRa register to the CCRa buffer register conflicts with writing the TP0CCRa register.

# (b) 0%/100% output of PWM waveform

To output a 0% waveform, set the TP0CCR1 register to 0000H. If the set value of the TP0CCR0 register is FFFFH, the INTTP0CC1 signal is generated periodically.


Count clock	,		
16-bit counter	FFF 0000	Doo - 1 Doo 0000 0001	$\sum_{n=1}^{\infty} \sum_{n=1}^{\infty} \sum_{n$
TP0CE bit			
TP0CCR0 register	D00	D00	
TP0CCR1 register	0000H	0000H	0000H
INTTP0CC0 signal		,	ς,
INTTP0CC1 signal		,	<u>۲</u>
TOP01 pin output		<u>,</u>	55

To output a 100% waveform, set a value of (set value of TP0CCR0 register + 1) to the TP0CCR1 register. If the set value of the TP0CCR0 register is FFFFH, 100% output cannot be produced.

Count clock				
16-bit counter	FFFF 0000	$\int_{0}^{1} \sqrt{D_{00} - 1} \sqrt{D_{00}}$		$D_{00} - 1 D_{00} 0000 $
TP0CE bit		\{	{/	<u>,</u>
TP0CCR0 register	D00	\$}	Doo	Doo
TP0CCR1 register	D <sub>00</sub> + 1	55	D <sub>00</sub> + 1	Doo + 1
INTTP0CC0 signal		,, <u>,</u>		,
INTTP0CC1 signal		55		<u>,                                    </u>
TOP01 pin output		<u>،</u> ,		<u>}</u>

### (c) Generation timing of compare match interrupt request signal (INTTP0CC1)

The timing of generation of the INTTPOCC1 signal in the PWM output mode differs from the timing of other INTTPOCC1 signals; the INTTPOCC1 signal is generated when the count value of the 16-bit counter matches the value of the TPOCCR1 register.





Usually, the INTTP0CC1 signal is generated in synchronization with the next counting up after the count value of the 16-bit counter matches the value of the TP0CCR1 register.

In the PWM output mode, however, it is generated one clock earlier. This is because the timing is changed to match the change timing of the output signal of the TOP01 pin.

### 7.5.6 Free-running timer mode (TP0MD2 to TP0MD0 bits = 101)

In the free-running timer mode, 16-bit timer/event counter P starts counting when the TP0CTL0.TP0CE bit is set to 1. At this time, the TP0CCRa register can be used as a compare register or a capture register, depending on the setting of the TP0OPT0.TP0CCS0 and TP0OPT0.TP0CCS1 bits.





When the TP0CE bit is set to 1, 16-bit timer/event counter P starts counting, and the output signals of the TOP00 and TOP01 pins are inverted. When the count value of the 16-bit counter later matches the set value of the TP0CCRa register, a compare match interrupt request signal (INTTP0CCa) is generated, and the output signal of the TOP0a pin is inverted.

The 16-bit counter continues counting in synchronization with the count clock. When it counts up to FFFFH, it generates an overflow interrupt request signal (INTTPOOV) at the next clock, is cleared to 0000H, and continues counting. At this time, the overflow flag (TP0OPT0.TP0OVF bit) is also set to 1. Clear the overflow flag to 0 by executing the CLR instruction by software.

The TP0CCRa register can be rewritten while the counter is operating. If it is rewritten, the new value is reflected at that time, and compared with the count value.




Figure 7-29. Basic Timing in Free-Running Timer Mode (Compare Function)

When the TP0CE bit is set to 1, the 16-bit counter starts counting. When the valid edge input to the TIP0a pin is detected, the count value of the 16-bit counter is stored in the TP0CCRa register, and a capture interrupt request signal (INTTP0CCa) is generated.

The 16-bit counter continues counting in synchronization with the count clock. When it counts up to FFFH, it generates an overflow interrupt request signal (INTTP0OV) at the next clock, is cleared to 0000H, and continues counting. At this time, the overflow flag (TP0OPT0.TP0OVF bit) is also set to 1. Clear the overflow flag to 0 by executing the CLR instruction by software.






Figure 7-30. Basic Timing in Free-Running Timer Mode (Capture Function)











#### Figure 7-31. Register Setting in Free-Running Timer Mode (2/2)

- (1) Operation flow in free-running timer mode
  - (a) When using capture/compare register as compare register









# (b) When using capture/compare register as capture register






Figure 7-33. Software Processing Flow in Free-Running Timer Mode (Capture Function) (1/2)






### (2) Operation timing in free-running timer mode

### (a) Interval operation with compare register

When 16-bit timer/event counter P is used as an interval timer with the TP0CCRa register used as a compare register, software processing is necessary for setting a comparison value to generate the next interrupt request signal each time the INTTP0CCa signal has been detected.



When performing an interval operation in the free-running timer mode, two intervals can be set with one channel.

To perform the interval operation, the value of the corresponding TP0CCRa register must be re-set in the interrupt servicing that is executed when the INTTP0CCa signal is detected.

The set value for re-setting the TP0CCRa register can be calculated by the following expression, where "Da" is the interval period.


Compare register default value:  $D_a - 1$ 

Value set to compare register second and subsequent time: Previous set value + Da

(If the calculation result is greater than FFFFH, subtract 10000H from the result and set this value to the register.)

### (b) Pulse width measurement with capture register

When pulse width measurement is performed with the TP0CCRa register used as a capture register, software processing is necessary for reading the capture register each time the INTTP0CCa signal has been detected and for calculating an interval.




When executing pulse width measurement in the free-running timer mode, two pulse widths can be measured with one channel.

To measure a pulse width, the pulse width can be calculated by reading the value of the TP0CCRa register in synchronization with the INTTP0CCa signal, and calculating the difference between the read value and the previously read value.


### (c) Processing of overflow when two capture registers are used


Care must be exercised in processing the overflow flag when two capture registers are used. First, an example of incorrect processing is shown below.



When two capture registers are used, and if the overflow flag is cleared to 0 by one capture register, the other capture register may not obtain the correct pulse width.


Use software when using two capture registers. An example of how to use software is shown below.






### (d) Processing of overflow if capture trigger interval is long

If the pulse width is greater than one cycle of the 16-bit counter, care must be exercised because an overflow may occur more than once from the first capture trigger to the next. First, an example of incorrect processing is shown below.



If an overflow occurs twice or more when the capture trigger interval is long, the correct pulse width may not be obtained.

If the capture trigger interval is long, slow the count clock to lengthen one cycle of the 16-bit counter, or use software. An example of how to use software is shown next.



- <1> Read the TP0CCRa register (setting of the default value of the TIP0a pin input).
- <2> An overflow occurs. Increment the overflow counter and clear the overflow flag to 0 in the overflow interrupt servicing.
- <3> An overflow occurs a second time. Increment (+1) the overflow counter and clear the overflow flag to 0 in the overflow interrupt servicing.
- <4> Read the TP0CCRa register.

Read the overflow counter.

 $\rightarrow$  When the overflow counter is "N", the pulse width can be calculated by (N  $\times$  10000H + Da1 – Da0).

In this example, the pulse width is  $(20000H + D_{a1} - D_{a0})$  because an overflow occurs twice. Clear the overflow counter (0H).

### (e) Clearing overflow flag

The overflow flag can be cleared to 0 by clearing the TP0OVF bit to 0 with the CLR instruction and by writing 8-bit data (bit 0 is 0) to the TP0OPT0 register. To accurately detect an overflow, read the TP0OVF bit when it is 1, and then clear the overflow flag by using a bit manipulation instruction.

(i) Operation to write 0 (without conflict with setting)	(iii) Operation to clear to 0 (without conflict with setting)
Overflow set signal 0 write signal Overflow flag (TP0OVF bit)	Overflow set signal 0 write signal Register access signal Read Write Overflow flag (TP0OVF bit)
(ii) Operation to write 0 (conflict with setting)	(iv) Operation to clear to 0 (conflict with setting)
Overflow set signal0 write signal	Overflow set signal0 write signal
Overflow flag (TP0OVF bit)	Register    access signal    Overflow flag    (TP0OVF bit)

To clear the overflow flag to 0, read the overflow flag to check if it is set to 1, and clear it with the CLR instruction. If 0 is written to the overflow flag without checking if the flag is 1, the set information of overflow may be erased by writing 0 ((ii) in the above chart). Therefore, software may judge that no overflow has occurred even when an overflow actually has occurred.

If execution of the CLR instruction conflicts with occurrence of an overflow when the overflow flag is cleared to 0 with the CLR instruction, the overflow flag remains set even after execution of the clear instruction.

#### 7.5.7 Pulse width measurement mode (TP0MD2 to TP0MD0 bits = 110)

In the pulse width measurement mode, 16-bit timer/event counter P starts counting when the TP0CTL0.TP0CE bit is set to 1. Each time the valid edge input to the TIP0a pin has been detected, the count value of the 16-bit counter is stored in the TP0CCRa register, and the 16-bit counter is cleared to 0000H.

The interval of the valid edge can be measured by reading the TP0CCRa register after a capture interrupt request signal (INTTP0CCa) occurs.

Select either the TIP00 or TIP01 pin as the capture trigger input pin. Specify "No edge detected" by using the TP0IOC1 register for the unused pins.

When an external clock is used as the count clock, measure the pulse width of the TIP01 pin because the external clock is fixed to the TIP00 pin. At this time, clear the TP0IOC1.TP0IS1 and TP0IOC1.TP0IS0 bits to 00 (capture trigger input (TIP00 pin): No edge detected).




Figure 7-34. Configuration in Pulse Width Measurement Mode




Figure 7-35. Basic Timing in Pulse Width Measurement Mode

When the TP0CE bit is set to 1, the 16-bit counter starts counting. When the valid edge input to the TIP0a pin is later detected, the count value of the 16-bit counter is stored in the TP0CCRa register, the 16-bit counter is cleared to 0000H, and a capture interrupt request signal (INTTP0CCa) is generated.


The pulse width is calculated as follows.

First pulse width =  $(D_0 + 1) \times Count clock cycle$ Second and subsequent pulse width =  $(D_N - D_{N-1}) \times Count clock cycle$ 

If the valid edge is not input to the TIP0a pin even when the 16-bit counter counted up to FFFFH, an overflow interrupt request signal (INTTP0OV) is generated at the next count clock, and the counter is cleared to 0000H and continues counting. At this time, the overflow flag (TP0OPT0.TP0OVF bit) is also set to 1. Clear the overflow flag to 0 by executing the CLR instruction via software.

If the overflow flag is set to 1, the pulse width can be calculated as follows.

First pulse width =  $(D_0 + 10001H) \times Count clock cycle$ Second pulse width and on =  $(10000H + D_N - D_{N-1}) \times Count clock cycle$ 





(e)	TMP0 op	tion regis	ter 0 (TPC	)OPT0)					
			TP0CCS1	TPOCCSO	)			TP00VF	
TP0OPT0	0	0	0	0	0	0	0	0/1	
								Overflow flag	
(f)	TMP0 co The value	unter read		• •	,	ading the	TPOCNT	register.	
(g)	TMP0 cap	oture/com	pare regi	isters 0 a	nd 1 (TPC	CCR0 an	d TP0CC	R1)	
	These reg detected.	gisters stor	e the cou	nt value o	f the 16-b	it counter	when the	valid edge input to the TIP0a p	in is
	Remarks	<ol> <li>TMP(</li> <li>a = 0</li> </ol>		ol registe	r 0 (TP0IC	DC0) is no	ot used in	the pulse width measurement r	node.

# Figure 7-36. Register Setting in Pulse Width Measurement Mode (2/2)

### (1) Operation flow in pulse width measurement mode




Figure 7-37. Software Processing Flow in Pulse Width Measurement Mode

#### (2) Operation timing in pulse width measurement mode

### (a) Clearing overflow flag

Г

The overflow flag can be cleared to 0 by clearing the TP0OVF bit to 0 with the CLR instruction and by writing 8-bit data (bit 0 is 0) to the TP0OPT0 register. To accurately detect an overflow, read the TP0OVF bit when it is 1, and then clear the overflow flag by using a bit manipulation instruction.

(i) Operation to write 0 (without conflict with setting)	(iii) Operation to clear to 0 (without conflict with setting)
Overflow set signal 0 write signal Overflow flag (TP0OVF bit)	Overflow set signal 0 write signal Register access signal Read Write Overflow flag (TPOOVF bit)
(ii) Operation to write 0 (conflict with setting)	(iv) Operation to clear to 0 (conflict with setting)
Overflow set signal 0 write signal Overflow flag (TP0OVF bit)	Overflow set signal 0 write signal Register access signal Overflow flag (TPOOVF bit)

To clear the overflow flag to 0, read the overflow flag to check if it is set to 1, and clear it with the CLR instruction. If 0 is written to the overflow flag without checking if the flag is 1, the set information of overflow may be erased by writing 0 ((ii) in the above chart). Therefore, software may judge that no overflow has occurred even when an overflow actually has occurred.

If execution of the CLR instruction conflicts with occurrence of an overflow when the overflow flag is cleared to 0 with the CLR instruction, the overflow flag remains set even after execution of the clear instruction.

## 7.5.8 Timer output operations

The following table shows the operations and output levels of the TOP00 and TOP01 pins.

Operation Mode	TOP01 Pin	TOP00 Pin		
Interval timer mode	Square wave output			
External event count mode	Square wave output	-		
External trigger pulse output mode	External trigger pulse output	Square wave output		
One-shot pulse output mode	One-shot pulse output			
PWM output mode	PWM output			
Free-running timer mode	Square wave output (only when compare function is used)			
Pulse width measurement mode		_		

Table 7-4. Timer Output Control in Each Mode

### Table 7-5. Truth Table of TOP00 and TOP01 Pins Under Control of Timer Output Control Bits

TP0IOC0.TP0OLa Bit	TP0IOC0.TP0OEa Bit	TP0CTL0.TP0CE Bit	Level of TOP0a Pin
0	0	×	Low-level output
	1	0	Low-level output
		1	Low level immediately before counting, high level after counting is started
1	0	×	High-level output
	1	0	High-level output
		1	High level immediately before counting, low level after counting is started

**Remark** a = 0, 1

# 7.6 Eliminating Noise on Capture Trigger Input Pin (TIP0a)

The TIP0a pin has a digital noise eliminator.

However, this circuit is valid only when the pin is used as a capture trigger input pin; it is invalid when the pin is used as an external event count input pin or external trigger input pin.


Digital noise can be eliminated by specifying the alternate function of the TIP0a pin using the PMC3, PFC3, and PFCE3 registers.


The number of times of sampling can be selected from three or two by using the PaNFC.PaNFSTS bit. The sampling clock can be selected from fxx, fxx/2, fxx/4, fxx/16, fxx/32, or fxx/64, by using the PaNFC.PaNFC2 to PaNFC.PaNFC0 bits.

### (1) TIP0a noise elimination control register (PaNFC)

This register is used to select the sampling clock and the number of times of sampling for eliminating digital noise.

This register can be read or written in 8-bit or 1-bit units. Reset input clears this register to 00H.





2. Be sure to clear bits 7, 5 to 3 to 0.

#### <Setting procedure>

- <1> Select the number of times of sampling and the sampling clock by using the PaNFC register.
- <2> Select the alternate function (of the TIP0a pin) by using the PMC3, PFC3, and PFCE3 registers.
- <3> Set the operating mode of TMP0 (such as the capture mode or the valid edge of the capture trigger).
- <4> Enable the TMP0 count operation.

### <Noise elimination width>

The digital noise elimination width ( $t_{WTIPa}$ ) is as follows, where T is the sampling clock period and M is the number of times of sampling.


- twTIPa < (M 1)T: Accurately eliminated as noise
- $(M 1)T \le t_{WTIPa} < MT$ : Eliminated as noise or detected as valid edge
- twTIPa ≥ MT: Accurately detected as valid edge

Therefore, a pulse width of MT or longer must be input so that the valid edge of the capture trigger input can be accurately detected.

# 7.7 Cautions

## (1) Capture operation

When the capture operation is used and a slow clock is selected as the count clock, FFFFH, not 0000H, may be captured in the TP0CCRn register if the capture trigger is input immediately after the TP0CE bit is set to 1.



## CHAPTER 8 16-BIT TIMER/EVENT COUNTER 0

In the V850ES/KG1, four channels of 16-bit timer/event counter 0 are provided.

### 8.1 Functions

16-bit timer/event counter 0n has the following functions (n = 0 to 3).

- Interval timer
   Generates an interrupt at predetermined time intervals.
- (2) PPG output Can output a rectangular wave with any frequency and any output pulse width.
- (3) Pulse width measurementCan measure the pulse width of a signal input from an external source.
- (4) External event counterCan measure the pulse width of a signal input from an external source.
- (5) Square-wave outputCan output a square wave of any frequency.
- (6) One-shot pulse output (16-bit timer/event counters 00 and 01 only)
   Can output a one-shot pulse with any output pulse width.

# 8.2 Configuration

16-bit timer/event counter 0n consists of the following hardware.


# Table 8-1. Configuration of 16-Bit Timer/Event Counter 0n


ltem	Configuration	Configuration						
Timer/counters	16-bit timer counter $0n \times 1$ (TM0n)							
Registers	16-bit timer capture/compare register: 16 bits × 2 (CR0n0, CR0n1)	16-bit timer capture/compare register: 16 bits × 2 (CR0n0, CR0n1)						
Timer inputs	2 (TI0n0, TI0n1 pins)							
Timer outputs	1 (TO0n pin), output controller	1 (TO0n pin), output controller						
Control registers <sup>Note</sup>	16-bit timer mode control register 0n (TMC0n) Capture/compare control register 0n (CRC0n) 16-bit timer output control register 0n (TOC0n) Prescaler mode register 0n (PRM0n)							

Note To use the TI0n0, TI0n1, and TO0n pin functions, refer to Table 4-16 Settings When Port Pins Are Used for Alternate Functions.

Remark n = 0 to 3


The block diagram is shown below.





### (1) 16-bit timer counter 0n (TM0n)

The TM0n register is a 16-bit read-only register that counts count pulses. The counter is incremented in synchronization with the rising edge of the input clock.



The count value is reset to 0000H in the following cases.

<1> Reset

- <2> If the TMC0n.TMC0n3 and TMC0n.TMC0n2 bits are cleared (0)
- <3> If the valid edge of the TI0n0 pin is input in the mode in which clear & start occurs when inputting the valid edge of the TI0n0 pin
- <4> If the TM0n register and the CR0n0 register match each other in the mode in which clear & start occurs on a match between the TM0n register and the CR0n0 register
- <5> If the TOC0m.OSPT0m bit is set (1) in the one-shot pulse output mode

**Remark** n = 0 to 3m = 0, 1

#### (2) 16-bit timer capture/compare register 0n0 (CR0n0)

The CR0n0 register is a 16-bit register that combines capture register and compare register functions.

The CRC0n.CRC0n0 bit is used to set whether to use the CR0n0 register as a capture register or as a compare register.

The CR0n0 register can be read or written in 16-bit units. After reset, this register is cleared to 0000H.

After res	set: 0	000H	F	R/W	Ade	dress	CRO	000 F	FFFF	-602H	l, CR	010 F	FFFF	F612H	ł,	
							CRO	020 F	FFFF	-622H	l, CR	030 F	FFFF	F632H	ł	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CR0n0																
(n = 0 to 3)																

### (a) When using the CR0n0 register as a compare register

The value set to the CR0n0 register and the count value set to the TM0n register are always compared and when these values match, an interrupt request signal (INTTM0n0) is generated. The values are retained until rewritten.

### (b) When using the CR0n0 register as a capture register

The TM0n register count value is captured to the CR0n0 register by inputting a capture trigger.

The valid edge of the TI0n0 pin or TI0n1 pin can be selected as the capture trigger. The valid edge of the TI0n0 pin is set with the PRM0n.ESn01 and PRM0n.ESn00 bits. The valid edge of the TI0n1 pin is set with the PRM0n.ESn11 and PRM0n.ESn10 bits.

Table 8-2 shows the settings when the valid edge of the TI0n0 pin is specified as the capture trigger, and Table 8-3 shows the settings when the valid edge of the TI0n1 is specified as the capture trigger.

### Table 8-2. Capture Trigger of CR0n0 Register and Valid Edge of TI0n0 Pin

Capture Trigger of CR0n0	Valid Edge of TI0n0 Pin						
		ESn01	ESn00				
Falling edge	Rising edge	0	1				
Rising edge	Falling edge	0	0				
No capture operation	Both rising and falling edges	1	1				

Remarks 1. n = 0 to 3

2. Setting the ESn01 and ESn00 bits to 10 is prohibited.

### Table 8-3. Capture Trigger of CR0n0 Register and Valid Edge of Tl0n1 Pin

Capture Trigger of CR0n0	Valid Edge of TI0n1 Pin						
		ESn11	ESn10				
Falling edge	Falling edge	0	0				
Rising edge	Rising edge	0	1				
Both rising and falling edges	Both rising and falling edges	1	1				

**Remarks 1.** n = 0 to 3


- **2.** Setting the ESn11 and ESn10 bits to 10 is prohibited.
- Cautions 1. Set a value other than 0000H to the CR0n0 register in the mode in which clear & start occurs upon a match of the values of the TM0n register and CR0n0 register. However, if 0000H is set to the CR0n0 register in the free-running timer mode or the TI0n0 pin valid edge clear & start mode, an interrupt request signal (INTTM0n0) is generated when the value changes from 0000H to 0001H after an overflow (FFFFH).
  - 2. When the P33, P35, P92, and P94 pins are used as the valid edges of TI000, TI010, TI020, and TI030, they cannot be used as timer outputs (TO00 to TO03). Moreover, when used as TO00 to TO03, these pins cannot be used as the valid edge of TI000, TI010, TI020, and TI030.
  - 3. If, when the CR0n0 register is used as a capture register, the register read interval and capture trigger input conflict, the read data becomes undefined (but the capture data itself is normal). Moreover, when the count stop input and capture trigger input conflict, the capture data becomes undefined.
  - 4. The CR0n0 register cannot be rewritten during timer count operation.

### (3) 16-bit timer capture/compare register 0n1 (CR0n1)

The CR0n1 register is a 16-bit register that combines capture register and compare register functions. The CRC0n.CRC0n2 bit is used to set whether to use the CR0n1 register as a capture register or as a compare register.

The CR0n1 register can be read or written in 16-bit units.

After reset, this register is cleared to 0000H.



#### (a) When using the CR0n1 register as a compare register

The value set to the CR0n1 register and the count value of the TM0n register are always compared and when these values match, an interrupt request signal (INTTM0n1) is generated.

### (b) When using the CR0n1 register as a capture register

The TM0n register count value is captured to the CR0n1 register by inputting a capture trigger.

The valid edge of the TI0n0 pin can be selected as the capture trigger. The valid edge of the TI0n0 pin is set with the PRM0n.ESn01 and PRM0n.ESn00 bits.

Table 8-4 shows the settings when the valid edge of the TI0n0 pin is specified as the capture trigger.

Table 8-4.	Capture	Trigger of CR0n1	Register and V	Valid Edge of TI0n0 Pin
------------	---------	------------------	----------------	-------------------------

Capture Trigger of CR0n1	Valid Edge of TI0n0 Pin						
		ESn01	ESn00				
Falling edge	Falling edge	0	0				
Rising edge	Rising edge	0	1				
Both rising and falling edges	Both rising and falling edges	1	1				

**Remarks 1.** n = 0 to 3

- 2. Setting the ESn01 and ESn00 bits to 10 is prohibited.
- Cautions 1. If 0000H is set to the CR0n1 register, an interrupt request signal (INTTM0n1) is generated after overflow of the TM0n register, after clear & start on a match between the TM0n register and CR0n0 register, after clear by the valid edge of the Tl0n0 pin, or after clear by a one-shot pulse output trigger.
  - When the P33, P35, P92, and P94 pins are used as the valid edges of TI000, TI010, TI020, and TI030, they cannot be used as timer outputs (TO00 to TO03). Moreover, when used as TO00 to TO03, these pins cannot be used as the valid edges of TI000, TI010, TI020, and TI030.
  - 3. If, when the CR0n1 register is used as a capture register, the register read interval and capture trigger input conflict, the read data becomes undefined (but the capture data itself is normal). Moreover, when the count stop input and capture trigger input conflict, the capture data becomes undefined.
  - 4. The CR0n1 register can be rewritten during TM0n register operation only in the PPG output mode. Refer to 8.4.2 PPG output operation.

## 8.3 Registers

The registers that control 16-bit timer/event counter 0n are as follows.

- 16-bit timer mode control register 0n (TMC0n)
- Capture/compare control register 0n (CRC0n)
- 16-bit timer output control register 0n (TOC0n)
- Prescaler mode register 0n (PRM0n)

Remark To use the TI0n0, TI0n1, and TO0n pin functions, refer to Table 4-16 Settings When Port Pins Are Used for Alternate Functions.

### (1) 16-bit timer mode control register 0n (TMC0n)

The TMCOn register is used to set the operation mode of 16-bit timer/event counter 0n, the clear mode of the TMOn register, and the output timing, and to detect overflow.

The TMCOn register can be read or written in 8-bit or 1-bit units.

After reset, this register is cleared to 00H.

- Cautions 1. 16-bit timer/event counter 0n starts operating when a value other than 00 (operation stop mode) is set to the TMC0n.TMC0n3 and TMC0n.TMC0n2 bits. To stop the operation, set 00 to the TMC0n3 and TMC0n2 bits.
  - When the main clock is stopped and the CPU operates on the subclock, do not access the TMC0n register using an access method that causes a wait. For details, refer to 3.4.8 (2).

**Remark** n = 0 to 3

						TMC02	FFFFF626H	I, TMC03	FFFFF636H	4		
		7		6	5	4	3	2	1	<0>		
Т	ſMC0n	0		0	0	0	TMC0n3	TMC0n2	TMC0n1 <sup>Note</sup>	OVF0n		
(n =	0 to 3)											
		TMC0n3	TMC0n2	2 TMC0n1 <sup>Note</sup>	operatio	tion of In mode ar mode	Selection output inve		Genera interr			
		0	0	0	Operation (TM0n cle		Unchange	d	Not genera	ated		
		0	1	0	Free-runn mode	ing timer	Match of TM0n and CR0n0 or match of TM0n and CR0n1		Generated upon match of TM0n and CR0n0 and match			
		1	0	0	Clear & st valid edge		-	-	of TM0n ar	nd CR0n1		
		1	1	0	Clear & st match of T CR0n0	•	Match of T CR0n0 or TM0n and	match of				
		Other	r than	above	Setting p	orohibited	1					
		OVF	Dn	Detection of overflow of 16-bit timer register 0n								
		0	N	o overflo	w							
				1 Overflow								
		1	0	verflow								
	<ol> <li>Write</li> <li>The</li> <li>Whe</li> <li>CR0</li> </ol>	lear the e to bit valid e n the i n0 is s	TMC s oth dge o mode electe	0n1 bit er than f the T in wh ed, the	the OVF 10n0 pin i ich the ti setting v	is set by imer is c value of (	the PRM0 leared an	n registe d started FFFFH, a	•	atch of <sup>·</sup>		
Cautions	<ol> <li>Write</li> <li>The</li> <li>Whe</li> <li>CR0</li> <li>char</li> </ol>	lear the e to bit valid e n the i n0 is s nges fro	s othe dge o mode electe	0n1 bit er than f the T in wh ed, the FFH to	the OVF 10n0 pin i ich the ti setting v o 0000H,	is set by imer is c value of ( the OVF()	the PRM0 leared an CR0n0 is I On flag is s	n registe d started FFFFH, a	r. I upon ma	atch of <sup>·</sup>		
Note Be Cautions Remark	<ol> <li>Write</li> <li>The</li> <li>Whe</li> <li>CR0</li> <li>char</li> </ol>	lear the e to bit valid e n the n n0 is s nges fro	s othe dge o mode electe om Fl	0n1 bit er than f the T in wh ed, the FFH to f 16-bit	the OVF 10n0 pin i ich the ti setting v 0000H, timer/eve	is set by imer is c value of ( the OVF0	the PRM0 leared an CR0n0 is I On flag is s	n registe d started FFFFH, a	r. I upon ma	atch of <sup>·</sup>		
Cautions Remark	<ol> <li>Write</li> <li>The</li> <li>Whe</li> <li>CR0</li> <li>char</li> <li>TO0n:</li> </ol>	lear the e to bit valid e n the n n0 is s nges fro	s othe dge o mode electe om Fl	0n1 bit er than f the T in wh ed, the FFH to f 16-bit ti 16-bit ti	timer/event	is set by imer is c value of ( the OVF0	the PRM0 leared an CR0n0 is I On flag is s	n registe d started FFFFH, a	r. I upon ma	atch of <sup>·</sup>		
Cautions Remark	<ol> <li>Write</li> <li>The</li> <li>Whe</li> <li>CR0</li> <li>char</li> </ol> TO0n: TO0n: TI0n0: TM0n:	lear the e to bit valid e n the i n0 is s nges fro Output Input p 16-bit t	TMC s othe dge o mode electe om Fl pin o in of	0n1 bit er than f the T in wh ed, the FFH to f 16-bit t 6-bit ti counter	timer/event	is set by imer is c value of ( the OVF() nt counter (	the PRM0 leared an CR0n0 is I On flag is s r On	n registe d started FFFFH, a	r. I upon ma	atch of <sup>·</sup>		

The following shows the I/O configuration of each channel and the selection of the TOOn output inversion timing (setting of the TMC0n1 bit).

Channel	Output Pin	Input Pin	I/O Pin	Setting of TMC0n1 Bit
TM00	_	TI001	TI000/TO00	Always clear to 0.
TM01	-	TI011	TI010/TO01	Always clear to 0.
TM02	-	TI021	TI020/TO02	0 (read only)
TM03	_	TI031	TI030/TO03	0 (read only)

# Table 8-5. I/O Configuration of Each Channel

# (2) Capture/compare control register 0n (CRC0n)

The CRC0n register controls the operation of the CR0n0 and CR0n1 registers.

The CRC0n register can be read or written in 8-bit or 1-bit units.

After reset, CRC0n is cleared to 00H.

Г

Afte	er reset: 00H	R/W	Address	CRC00 F CRC02	FFFF608 FFFF628	H, CRC01 H, CRC03	FFFFF618 FFFFF638	H, 8H		
	7	6	5	4	3	2	1	0		
CRC	)n O	0	0	0	0	CRC0n2	CRC0n1	CRC0n0		
(n = 0 to	3)									
	CRC0n2		Selecti	on of opera	ation mode	of CR0n1	register			
	0	Operation	as compa	re register						
	1	Operation	as capture	e register						
	CRC0n1		Select	ion of capt	ure trigger	of CR0n0 r	register			
	0	Capture a	t valid edge	e of TI0n1 p	pin					
	1	Capture a	t inverse pl	hase of vali	d edge of	Tl0n0 pin				
	CRC0n0	Selection of operation mode of CR0n0 register								
	0	Operation as compare register								
	1	Operation as capture register								
3. 1	When the mo register and CR0n0 regist When both t capture opera	ode in wi CR0n0 r er as the he rising ation is n	hich the egister is capture r and fall ot perform	timer is of s selected egister. ing edge med. eration, a	cleared a d by the s are sp a pulse l	nd starte TMC0n ecified fo	ed upon register, or the TI	ion. match of the TM do not specify t On0 pin valid edu cycles of the cou		

### (3) 16-bit timer output control register 0n (TOC0n)

The TOCOn register controls the operation of the 16-bit timer/event counter 0n output controller by setting or resetting the timer output F/F, enabling or disabling inverse output, enabling or disabling the timer of 16-bit timer/event counter 0n, enabling or disabling the one-shot pulse output operation, and selecting an output trigger for a one-shot pulse by software (16-bit timer/event counters 02 and 03 do not have a one-shot pulse output function).

The TOC0n register can be read or written in 8-bit or 1-bit units. After reset, TOC0n is cleared to 00H.

After	reset: 00H	R/W	Address:			,	FFFFF619 FFFFF639	,	
	7	<6>	<5>	4	<3>	<2>	1	<0>	
TOC0n	0	OSPT0m <sup>Note 1</sup>	OSPE0m <sup>Note 1</sup>	TOC0n4	LVS0n	LVR0n	TOC0n1	TOE0n	
(n = 0 to 3									
m = 0, 1)	OSPT0m <sup>Note 1</sup>		Outpu	t trigger for	one-shot	pulse by s	oftware		
	0				_				
	1	One-shot	pulse outpu	ut					
	OSPE0m <sup>Note 1</sup>		Cont	rol of one-s	hot pulse	output ope	ration		
	0	Successiv	ve pulse out	put					
	1	One-shot	pulse outpu	ut <sup>Note 2</sup>					
	TOC0n4	Control of	timer outpu	it F/F upon	match of C	R0n1 regis	ter and TMC	n register	
	0	Inversion	operation d	isabled					
	1	Inversion	operation e	nabled					
to cle and ( one-s <b>2.</b> The o in wh	t timer/even ear the OSP 01 are the a shot pulse o one-shot pu nich clear &	E02, OSP Iternate-fu utput. Cle Ise output	E03, OSP nction pin ear the TM operates urs on ma	TO2, and s of the tin CO0.TMC normally atch betwo	OSPT03 mer I/O p 001 and only in th een the T	bits to 0. ins, so or TMC01.T e free-rur M0m reg	16-bit tim Ily a softw MC011 bi nning time gister and	ner/event c are trigger ts to 0. r mode. In	counters r is valid n the mo

(1/0)

(2/2)

LVS0n	LVR0n	Setting of status of timer output F/F
0	0	Unchanged
0	1	Reset timer output F/F (0)
1	0	Set timer output F/F (1)
1	1	Setting prohibited

TOC0n1	Control of timer output F/F upon match of CR0n0 register and TM0n register
0	Inversion operation disabled
1	Inversion operation enabled

TOE0n	Control of timer output
0	Output disabled (output is fixed to low level)
1	Output enabled

Cautions 1. Be sure to stop the timer operation before setting other than the TOC0n4 bit.

- 2. The LVS0n and LVR0n bits are 0 when read.
- 3. The OSPT0m bit is 0 when read because it is automatically cleared after data has been set.
- 4. Do not set the OSPT0m bit to 1 other than for one-shot pulse output.
- 5. When performing successive writes to the OSPT0m bit, place an interval between writes of two or more cycles of the count clock selected by the PRM0m register.
- 6. Do not set the LVS0n bit to 1 before setting the TOE0n bit. Do not set the LVS0n bit and TOE0n bit to 1 at the same time.
- 7. Do not set <1> and <2> below at the same time. Set as follows.
   <1> Set the TOC0n1, TOC0n4, TOE0n, and OSPE0m bits: Setting of timer output operation
  - <2> Set the LVS0n and LVR0n bits:

Setting of timer output F/F

### (4) Prescaler mode register 0n (PRM0n)

The PRM0n register sets the count clock of the TM0n register and the valid edge of the TI0n0 and TI0n1 pin inputs.

The PRM0n register can be read or written in 8-bit or 1-bit units. After reset, PRM0n is cleared to 00H.

- Cautions 1. When setting the count clock to the TI0n0 pin valid edge, do not set the mode in which clear & start occurs on TI0n0 pin valid edge and do not set the TI0n0 pin as the capture trigger.
  - 2. Before setting the PRM0n register, be sure to stop the timer operation.
  - 3. If 16-bit timer/event counter 0n operation is enabled by specifying the rising edge of both edges for the valid edge of the Tl0n0 pin or Tl0n1 pin while the Tl0n0 pin or Tl0n1 pin is high level immediately after system reset, the rising edge is detected immediately after the rising edge or both edges is specified. Be careful when pulling up the Tl0n0 pin or Tl0n1 pin. However, the rising edge is not detected when operation is enabled after it has been stopped.
  - 4. When the P33, P35, P92, and P94 pins are used as the valid edges of TI000, TI010, TI020, and TI030, they cannot be used as timer outputs (TO00 to TO03). Moreover, when used as TO00 to TO03, these pins cannot be used as the valid edges of TI000, TI010, TI020, and TI030.

(a)	Prescaler	mode	register	00	(PRM00)
-----	-----------	------	----------	----	---------

	7	6	5	4 3		1	0				
PRM00	ES011	ES010	ES001	ES000 0	0 0	PRM001	PRM000				
	ES011	ES010		Selection o	f valid edge	of TI001					
	0	0	Falling ed	alling edge							
	0	1		ising edge							
	1	0	Setting pro	ohibited							
	1	1	Both rising	g and falling edge	es						
	ES001	ES000			f valid edge	of TI000					
	0	0	Falling ed	-							
	0	1	Rising ede	-							
	1	0	Setting prohibited								
	1	1	Both rising	g and falling edge	es						
	PRM001	PRM00	0	Selecti	on of count c	Note 1					
				ount clock	fxx						
				ount block	20 MHz	16 MHz	10 MHz				
	0	0	fxx/2		100 ns	125 ns	200 ns				
	0	1	fxx/4		200 ns	250 ns	400 ns				
	1	0	fxx/8		400 ns	500 ns	800 ns				
	1	1		dge of TI000 <sup>Note 2</sup>	_	_	_				
Notes 1. V				cted, set so as : Count clock ≤	•	he following	conditions				
				.0 to 5.5 V: Cou		5 MHz					
		•	•	: Count clock ≤							
				oulse longer that	n two ovol	oc of the int	ornal alaak				

# (b) Prescaler mode register 01 (PRM01)

After res	et: 00H	R/W	Address:	FFFFF617	ΥH							
	7	6	5	4	3	2		1	0			
PRM01	ES111	ES110	ES101	ES100	0	0	PRM	1011	PRM010			
	ES111	ES110		Selection of valid edge of TI011								
	0	0	Falling edg	alling edge								
	0	1	Rising edg	Rising edge								
	1	0	Setting pro	Setting prohibited								
	1	1	Both rising	and falling	edges	;						
	ES101	ES100		Selection of valid edge of TI010								
	0	0	Falling ed	ge								
	0	1	Rising edg	Rising edge								
	1	0	Setting pro	Setting prohibited								
	1	1	Both rising	and falling	edges	;						
	PRM011	PRM01	0	Se	electior	n of count	clock <sup>Note 1</sup>					
			C	ount clock			fxx					
						20 MHz			10 MHz			
	0	0	fxx		i	Setting prohibited	Setting prohibite	ed	100 ns			
	0	1	fxx/4		2	200 ns	250 ns		400 ns			
	1	0	INTWT			-	-		-			
	1	1	Valid ed	dge of TI010	) <sup>Note 2</sup>	-	_		-			
Notes 1. W	hen the in	ternal clo	ock is sele	cted, set s	o as to	o satisfy	the follov	ving	conditions			
				: Count clo								
				0 to 5.5 V			≦5 MHz					
				: Count clo								
<b>2.</b> T	he externa	I clock re	quires a p	ulse longe	r than	n two cyc	les of the	inte	rnal clock			
Remark fxx	: Main cloo	ck freque	ncy									

# (c) Prescaler mode register 02 (PRM02)

	7	6	5	4 3	3 2	1	0					
PRM02	ES211	ES210	ES201	ES200 0	0 0	PRM021	PRM020					
	·											
	ES211	ES210		Selection of	of valid edge	of TI021						
	0	0	Falling ed	alling edge								
	0	1	Rising edg	lising edge								
	1	0	Setting pr	Setting prohibited								
	1	1	Both rising	g and falling edge	es							
	<b></b>		1									
	ES201	ES200		Selection of valid edge of TI020								
	0	0	Falling ed	ge								
	0	1	Rising ed	-								
	1	0		Setting prohibited								
	1	1	Both rising	g and falling edge	es							
	DDMaad				· .	Note 1						
	PRM021	PRM02			on of count o							
				Count clock	20 MHz	fxx	10 MHz					
	0	0	fxx/2		100 ns	16 MHz 125 ns	200 ns					
	0	1	fxx/2		200 ns	250 ns	400 ns					
	1	0	fxx/8		400 ns	250 ns	400 ns					
		1		dge of TI020 <sup>Note 2</sup>			-					
Notoo 1 V						ha fallowing	aanditiana					
NOLES I. V				cted, set so as ′: Count clock ≤	-	ne ioliowing	conultions					
				.0 to 5.5 V: Cou		5 MHz						
				: Count clock ≤								
<b>2.</b> T				oulse longer that		es of the inte	ernal clock					
				salee lenger uie								

# (d) Prescaler mode register 03 (PRM03)

After res	set: 00H	R/W	Address	FFFFF637H								
	7	6	5	4	3	2	1	0				
PRM03	ES311	ES310	ES301	ES300	C	0 PF	RM031	PRM030				
	ES311	ES310		Selection of valid edge of TI031								
	0	0	Falling edg	alling edge								
	0	1	Rising edg	lising edge								
	1	0	Setting pro	Setting prohibited								
	1	1	Both rising	g and falling edg	es							
	ES301	ES300		Selection of valid edge of TI030								
	0	0	Falling edg	Falling edge								
	0	1	Rising edg	Rising edge								
	1	0	Setting prohibited									
	1	1	Both rising	Both rising and falling edges								
	PRM031	PRM03	0	Select	ion of cou	nt clock <sup>Not</sup>	e 1					
			Count clock		fxx		x					
					20 MH	z 16 N	ЛНz	10 MHz				
	0	0	fxx/4		200 ns	250	ns	400 ns				
	0	1	fxx/16		800 ns	1 μs	;	1.6 <i>μ</i> s				
	1	0	fxx/512		25.6 μs	; 32 μ	ιs	51.2 μs				
	1	1	Valid e	dge of TI030 <sup>Note 2</sup>	· _		-	-				
Notes 1. W				cted, set so as		•	owing	conditions				
	REGC =	$V_{DD} = 4.$	0 to 5.5 V	: Count clock	≤ 10 MHz	<u>:</u>						
				.0 to 5.5 V: Co		$\leq$ 5 MHz	2					
				: Count clock								
<b>2.</b> T	he externa	I clock re	quires a p	oulse longer th	an two cy	cles of th	he inte	rnal clock				
<b>Remark</b> fxx	: Main cloo	ck freque	ncy									

### 8.4 Operation

### 8.4.1 Operation as interval timer

16-bit timer/event counter 0n can be made to operate as an interval timer by setting the TMC0n register and the CRC0n register as shown in Figure 8-2.

#### Setting procedure

The basic operation setting procedure is as follows.

<1> Set the count clock using the PRM0n register.

- <2> Set the CRC0n register (refer to Figure 8-2 for the setting value).
- <3> Set any value to the CR0n0 register.
- <4> Set the TMC0n register: Start operation (refer to Figure 8-2 for the setting value).

### Caution The CR0n0 register cannot be rewritten during 16-bit timer/event counter 0n operation.


- Remarks 1. For the alternate-function pin settings, refer to Table 4-16 Settings When Port Pins Are Used for Alternate Functions.
  - 2. For INTTM0n0 interrupt enable, refer to CHAPTER 20 INTERRUPT/EXCEPTION PROCESSING FUNCTION.

The interval timer repeatedly generates interrupts at the interval of the preset count value in the CR0n0 register.

If the count value in the TM0n register matches the value set in the CR0n0 register, an interrupt request signal (INTTM0n0) is generated at the same time that the value of the TM0n register is cleared to 0000H and counting is continued.


The count clock of 16-bit timer/event counter 0n can be selected with the PRM0n.PRM0n0 and PRM0n.PRM0n1 bits.

**Remark** n = 0 to 3



#### Figure 8-2. Control Register Setting Contents During Interval Timer Operation








Figure 8-4. Timing of Interval Timer Operation

### 8.4.2 PPG output operation

16-bit timer/event counter 0n can be used for PPG (Programmable Pulse Generator) output by setting the TMC0n register and the CRC0n register as shown in Figure 8-5.

### Setting procedure

The basic operation setting procedure is as follows.

<1> Set the CRC0n register (refer to Figure 8-5 for the setting value).

<2> Set any value to the CR0n0 register.

<3> Set any value as a duty to the CR0n1 register.

<4> Set the TOC0n register (refer to **Figure 8-5** for the setting value).


<5> Set the count clock using the PRM0n register.

<6> Set the TMCOn register: Start operation (refer to Figure 8-5 for the setting value).

- Caution To change the duty value (CR0n1 register) during operation, refer to Remark 2 in Figure 8-7 PPG Output Operation Timing.
- Remarks 1. For the alternate-function pin (TO0n) settings, refer to Table 4-16 Settings When Port Pins Are Used for Alternate Functions.
  - 2. For INTTM0n0 interrupt enable, refer to CHAPTER 20 INTERRUPT/EXCEPTION PROCESSING FUNCTION.

The PPG output function outputs a rectangular wave from the TO0n pin with the cycle specified by the count value set in advance to the CR0n0 register and the pulse width specified by the count value set in advance to the CR0n1 register.









Figure 8-6. Configuration of PPG Output

Figure 8-7. PPG Output Operation Timing



### 8.4.3 Pulse width measurement

The TM0n register can be used to measure the pulse widths of the signals input to the TI0n0 and TI0n1 pins.

Measurement can be carried out with 16-bit timer/event counter 0n used in the free-running timer mode or by restarting the timer in synchronization with the edge of the signal input to the TI0n0 pin.

When an interrupt is generated, read the valid capture register value. After confirming the TMC0n.OVF0n flag, clear (0) it by software and measure the pulse width.

### Setting procedure

The basic operation setting procedure is as follows.

<1> Set the CRC0n register (refer to Figures 8-9, 8-12, 8-14, and 8-16 for the setting value).

<2> Set the count clock using the PRM0n register.

<3> Set the TMCOn register: Start operation (refer to Figures 8-9, 8-12, 8-14, and 8-16 for the setting value).

### Caution When using two capture registers, set the TI0n0 and TI0n1 pins.

- Remarks 1. For the alternate-function pin (TI0n0, TI0n1) settings, refer to Table 4-16 Settings When Port Pins Are Used for Alternate Functions.
  - 2. For INTTM0n0 and INTTM0n1 interrupt enable, refer to CHAPTER 20 INTERRUPT/EXCEPTION PROCESSING FUNCTION.




Figure 8-8. CR0n1 Capture Operation with Rising Edge Specified

### (1) Pulse width measurement with free-running timer operation and one capture register


If the edge specified by the PRM0n register is input to the TI0n0 pin when 16-bit timer/event counter 0n is operated in the free-running timer mode (refer to **Figure 8-9**), the value of the TM0n register is loaded to the CR0n1 register and an external interrupt request signal (INTTM0n1) is generated.

The valid edge is specified by the PRM0n.ESn00 and PRM0n.ESn01 bits. The rising edge, falling edge, or both the rising and falling edges can be selected.

The valid edge is detected through sampling at a count clock cycle selected with the PRM0n register, and the capture operation is not performed until the valid edge is detected twice. As a result, noise with a short pulse width can be eliminated.

**Remark** n = 0 to 3

# Figure 8-9. Control Register Settings for Pulse Width Measurement with Free-Running Timer Operation and One Capture Register (When Tl0n0 Pin and CR0n1 Registers Are Used)








Figure 8-10. Configuration for Pulse Width Measurement with Free-Running Timer Operation





### (2) Measurement of two pulse widths with free-running timer operation


The pulse widths of two signals respectively input to the TI0n0 pin and the TI0n1 pin can be simultaneously measured when 16-bit timer/event counter 0n is used in the free-running timer mode (refer to **Figure 8-12**).


When the edge specified by the PRM0n.ESn00 and PRM0n.ESn01 bits is input to the TI0n0 pin, the value of the TM0n register is loaded to the CR0n1 register and an external interrupt request signal (INTTM0n1) is generated.

When the edge specified by the PRM0n.ESn10 and PRM0n.ESn11 bits is input to the TI0n1 pin, the value of the TM0n register is loaded to the CR0n0 register and an external interrupt request signal (INTTM0n0) is generated.

The edges of the TI0n0 and TI0n1 pins are specified by the PRM0n.ESn00 and PRM0n.ESn01 bits and the PRM0n.ESn10 and PRM0n.ESn11 bits, respectively. Specify both rising and falling edges.


The valid edge of the TI0n0 pin is detected through sampling at the count clock cycle selected with the PRM0n register, and the capture operation is not performed until the valid level is detected twice. As a result, noise with a short pulse width can be eliminated.






• Capture operation (free-running timer mode)

The following figure illustrates the operation of the capture register when the capture trigger is input.





### (3) Pulse width measurement with free-running timer operation and two capture registers


When 16-bit timer/event counter 0n is used in the free-running timer mode (refer to **Figure 8-14**), the pulse width of the signal input to the TI0n0 pin can be measured.

When the edge specified by the PRM0n.ESn00 and PRM0n.ESn01 bits is input to the TI0n0 pin, the value of the TM0n register is loaded to the CR0n1 register and an external interrupt request signal (INTTM0n1) is generated.

The value of the TM0n register is also loaded to the CR0n0 register when an edge inverse to the one that triggers capturing to the CR0n1 register is input.

The valid edge of the TI0n0 pin is detected through sampling at a count clock cycle selected with the PRM0n register, and the capture operation is not performed until the valid edge is detected twice. As a result, noise with a short pulse width can be eliminated.

# Figure 8-14. Control Register Settings for Pulse Width Measurement with Free-Running Timer Operation and Two Capture Registers (with Rising Edge Specified)






Figure 8-15. Timing of Pulse Width Measurement with Free-Running Timer Operation and Two Capture Registers (with Rising Edge Specified)

### (4) Pulse width measurement by restarting


When the valid edge of the TI0n0 pin is detected, the pulse width of the signal input to the TI0n0 pin can be measured by clearing the TM0n register and then resuming counting after loading the count value of the TM0n register to the CR0n1 register (refer to **Figure 8-17**).

The edge is specified by the PRM0n.ESn00 and PRM0n.ESn01 bits. The rising or falling edge can be specified.

The valid edge is detected through sampling at a count clock cycle selected with the PRM0n register and the capture operation is not performed until the valid level is detected twice.

As a result, noise with a short pulse can be eliminated.

### Figure 8-16. Control Register Settings for Pulse Width Measurement by Restarting






Figure 8-17. Timing of Pulse Width Measurement by Restarting (with Rising Edge Specified)

# 8.4.4 Operation as external event counter

## Setting procedure

The basic operation setting procedure is as follows.

- <1> Set the CRC0n register (refer to Figure 8-18 for the setting value).
- <2> Set the count clock using the PRM0n register.
- <3> Set any value (except for 0000H) to the CR0n0 register.
- <4> Set the TMC0n register: Start operation (refer to Figure 8-18 for the setting value).
- Remarks 1. For the alternate-function pin (TI0n0) settings, refer to Table 4-16 Settings When Port Pins Are Used for Alternate Functions.
  - 2. For INTTM0n0 interrupt enable, refer to CHAPTER 20 INTERRUPT/EXCEPTION PROCESSING FUNCTION.

The external event counter counts the number of clock pulses input to the TI0n0 pin from an external source by using the TM0n register.

Each time the valid edge specified by the PRM0n register has been input, the TM0n register is incremented.

When the count value of the TM0n register matches the value of the CR0n0 register, the TM0n register is cleared to 0000H and an interrupt request signal (INTTM0n0) is generated.

Set the CR0n0 register to a value other than 0000H (one-pulse count operation is not possible).


The edge is specified by the PRM0n.ESn00 and PRM0n.ESn01 bits. The rising, falling, or both the rising and falling edges can be specified.

The valid edge is detected through sampling at a count clock cycle of fxx/4, and the capture operation is not performed until the valid level is detected twice. As a result, noise with a short pulse width can be eliminated.

# Cautions 1. The timer outputs (TO00 to TO03) cannot be used.

2. The value of the CR0n0 and CR0n1 registers cannot be changed during timer count operation.

Remark n = 0 to 3



# Figure 8-18. Control Register Settings in External Event Count Mode (with Rising Edge Specified)






Figure 8-19. Configuration of External Event Counter





## 8.4.5 Square-wave output operation

## Setting procedure


The basic operation setting procedure is as follows.

- <1> Set the count clock using the PRM0n register.
- <2> Set the CRC0n register (refer to Figure 8-21 for the setting value).
- <3> Set the TOC0n register (refer to **Figure 8-21** for the setting value).
- <4> Set any value (except for 0000H) to the CR0n0 register.
- <5> Set the TMC0n register: Start operation (refer to Figure 8-21 for the setting value).
- Remarks 1. For the alternate-function pin (TO0n) settings, refer to Table 4-16 Settings When Port Pins Are Used for Alternate Functions.
  - 2. For INTTM0n0 interrupt enable, refer to CHAPTER 20 INTERRUPT/EXCEPTION PROCESSING FUNCTION.


16-bit timer/event counter 0n can be used to output a square wave with any frequency at an interval specified by the count value set in advance to the CR0n0 register.

By setting the TOC0n.TOE0n and TOC0n.TOC0n1 bits to 11, the output status of the TO0n pin is inverted at an interval set in advance to the CR0n0 register. In this way, a square wave of any frequency can be output.

# Caution The value of the CR0n0 and CR0n1 registers cannot be changed during timer count operation.







# Figure 8-22. Timing of Square-Wave Output Operation

## 8.4.6 One-shot pulse output operation

The one-shot pulse output is valid only for 16-bit timer/event counters 00 and 01.

16-bit timer/event counter 0n can output a one-shot pulse in synchronization with a software trigger. In the V850ES/KG1, the one-shot pulse cannot be output by inputting an external trigger.

#### Setting procedure

The basic operation setting procedure is as follows.

<1> Set the count clock using the PRM0m register.


- <2> Set the CRC0m register (refer to Figure 8-23 for the setting value).
- <3> Set the TOC0m register (refer to Figure 8-23 for the setting value).
- <4> Set any value to the CR0m0 and CR0m1 registers.
- <5> Set the TMC0m register: Start operation (refer to Figure 8-23 for the setting value).
- Remarks 1. For the alternate-function pin (TO0m) settings, refer to Table 4-16 Settings When Port Pins Are Used for Alternate Functions.
  - 2. For INTTM0m0 interrupt enable, refer to CHAPTER 20 INTERRUPT/EXCEPTION PROCESSING FUNCTION.

A one-shot pulse can be output from the TO0m pin by setting the TMC0m, CRC0m, and TOC0m registers as shown in Figure 8-23, and by setting the TOC0m.OSPT0m bit to 1 by software.

By setting the OSPT0m bit to 1, 16-bit timer/event counter 0m is cleared and started, and its output becomes active at the count value (N) set in advance to the CR0m1 register. After that, the output becomes inactive at the count value (M) set in advance to the CR0m0 register<sup>Note</sup>.

Even after the one-shot pulse has been output, 16-bit timer/event counter 0m continues its operation. To stop 16bit timer/event counter 0m, the TMC0m.TMC0m3 and TMC0m.TMC0m2 bits must be cleared to 00.


- **Note** The case where N < M is described here. When N > M, the output becomes active with the CR0m0 register and inactive with the CR0m1 register.
- Cautions 1. Do not set the OSPT0m bit while the one-shot pulse is being output. To output the one-shot pulse again, wait until the current one-shot pulse output is completed.
  - 2. The value of the CR0m0 and CR0m1 registers cannot be changed during timer count operation.



# Figure 8-23. Control Register Settings for One-Shot Pulse Output (1/2)

# Figure 8-23. Control Register Settings for One-Shot Pulse Output (2/2)

			(d)	Prescaler	r mode re	egister On	n (PRM0n	ו)	
	ESm11	ESm10	ESm01	ESm00	3	2	PRM0m1	PRM0m0	
PRM0m	0/1	0/1	0/1	0/1	0	0	0/1	0/1	
									Selects count clock Setting invalid (Setting to 10 is prohibited.)
Caution	Do not s	et 0000H	to the C	R0m0 and	d CR0m1	registers	6.		Setting invalid (Setting to 10 is prohibited.)
Remarks	shot p	oulse outp etails, refe	ut functio	n.			functions o		ed together with the one- <b>0n)</b> .




Count clock	<u>оооон <b>Х</b>ооотн Х</u>	,	<b>X</b> N + 1 <b>X</b>		 		, Хм – 1 <b>Х</b> м	↓ , (M + 1)(M + 2)(
CR0m1 set value	<u>N</u>	, <b>A</b> N ; ;			<u>N</u> N - 1 <u>N</u> N		,	<u>N</u> VI + 1 <u>N</u> VI + 2 <u>N</u>
CR0m0 set value		, ;	M	,, ,, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	М	, , ,	; ;	M
OSPT0m		<u>;</u>					<u>}</u>	
INTTM0m1		5					<del>5</del>	
INTTM0m0		<u>;                                    </u>					<del>5</del>	
TO0m pin output		<u>,                                    </u>					<u> </u>	1
caution 16-bit tin mode) is	mer counter 0 s set to the TMC		-	-		alue (	other than 0	0 (operation st
<b>Remark</b> m = 0, 1 N < M								

# 8.4.7 Cautions

## (1) Error on starting timer

An error of up to 1 clock occurs before the match signal is generated after the timer has been started. This is because the count of the TM0n register is started asynchronously to the count pulse.



#### Figure 8-25. Count Start Timing of TM0n Register

(2) Setting CR0n0 and CR0n1 registers (in the mode in which clear & start occurs upon match between TM0n register and CR0n0 register)


Set the CR0n0 and CR0n1 registers to a value other than 0000H (when using these registers as external event counters, one-pulse count operation is not possible).

**Remark** n = 0 to 3

## (3) Data hold timing of capture register

<1> If the valid edge of the TI0n0 pin is input while the CR0n1 register is read, the CR0n1 register performs capture operation, but the read value at this time is not guaranteed. However, the interrupt request signal (INTTM0n1) is generated as a result of detection of the valid edge.





<2> The values of the CR0n0 and CR0n1 registers are not guaranteed after 16-bit timer/event counter 0n has stopped.

# (4) Setting valid edge

Before setting the valid edge of the TI0n0 pin, stop the timer operation by clearing the TMC0n.TMC0n2 and TMC0n.TMC0n3 bits to 00. Set the valid edge by using the PRM0n.ESn00 and PRM0n.ESn01 bits.

**Remark** n = 0 to 3

# (5) Re-triggering one-shot pulse (16-bit timer/event counters 00, 01)

When a one-shot pulse is output, do not set the OSPT0m bit to 1. Do not output the one-shot pulse again until the INTTM0m0 signal, which occurs upon match with the CR0m0 register, or the INTTM0m1 signal, which occurs upon match with the CR0m1 register, occurs.

**Remark** m = 0, 1

# (6) Operation of OVF0n flag

# (a) Setting of OVF0n flag

The TMC0n.OVF0n flag is set to 1 in the following case in addition to when the TM0n register overflows.

Select the mode in which clear & start occurs upon match between the TM0n register and the CR0n0 register.

 $\downarrow$ Set the CR0n0 register to FFFH

When the TMOn register is cleared from FFFFH to 0000H upon match with the CR0n register

Figure 8-27. Operation Timing of OVF0n Flag

Count pulse		
CR0n0	FFFH	
TM0n _	FFEH XFFFH X 0000H X 0001H X	
OVF0n		
INTTM0n0		
<b>Remark</b> n = 0 to 3		

# (b) Clearing of OVF0n flag

After the TM0n register overflows, clearing OVF0n flag is invalid and set (1) again even if the OVF0n flag is cleared (0) before the next count clock is counted (before TM0n register becomes 0001H).

Remark n = 0 to 3

#### (7) Timer operation

## (a) CR0n1 register capture

Even if the TM0n register is read, the read data cannot be captured into the CR0n1 register.

## (b) TI0n0, TI0n1 pin acknowledgment

Regardless of the CPU's operation mode, if the timer is stopped, signals input to the TI0n0 and TI0n1 pins are not acknowledged.

## (c) One-shot pulse output (16-bit timer/event counters 00, 01)

One-shot pulse output operates normally only in the free-running timer mode. Because no overflow occurs in the mode in which clear & start occurs upon match between the TM0m register and the CR0m0 register, one-shot pulse output is not possible.

**Remark** n = 0 to 3 m = 0, 1

#### (8) Capture operation

#### (a) If valid edge of TI0n0 is specified for count clock

If the valid edge of TI0n0 is specified for the count clock, the capture register that specified TI0n0 as the trigger does not operate normally.

#### (b) If both rising and falling edges are selected for valid edge of TI0n0

If both the rising and falling edges are selected for the valid edge of TI0n0, capture operation is not performed.

#### (c) To ensure that signals from TI0n1 and TI0n0 are correctly captured

For the capture trigger to capture the signals from TI0n1 and TI0n0 correctly, a pulse longer than two of the count clocks selected by the PRM0n register is required.

## (d) Interrupt request input

Although a capture operation is performed at the falling edge of the count clock, an interrupt request signal (INTTM0n0, INTTM0n1) is generated at the rising edge of the next count clock.

Remark n = 0 to 3

# (9) Compare operation

When set to the compare mode, the CR0n0 and CR0n1 registers do not perform capture operation even if a capture trigger is input.

Caution The value of the CR0n0 register cannot be changed during timer operation. The value of the CR0n1 register cannot be changed during timer operation other than in the PPG output mode. To change the CR0n1 register in the PPG output mode, refer to 8.4.2 PPG output operation.

**Remark** n = 0 to 3

# (10) Edge detection

# (a) Sampling clock for noise elimination

The sampling clock for noise elimination differs depending on whether the valid edge of TI0n0 is used for the count clock or as a capture trigger. In the former case, sampling is performed using fxx/4, and in the latter case, sampling is performed using the count clock selected by the PRM0n register. The first capture operation does not start until the valid edges are sampled and two valid levels are detected, thus eliminating noise with a short pulse width.

**Remarks 1.** fxx: Main clock frequency

**2.** n = 0 to 3

# CHAPTER 9 8-BIT TIMER/EVENT COUNTER 5

In the V850ES/KG1, two channels of 8-bit timer/event counter 5 are provided.

# 9.1 Functions

8-bit timer/event counter 5n has the following two modes (n = 0, 1).

- Mode using 8-bit timer/event counter alone (individual mode)
- Mode using cascade connection (16-bit resolution: cascade connection mode)

These two modes are described below.

(1) Mode using 8-bit timer/event counter alone (individual mode) 8-bit timer/event counter 5n operates as an 8-bit timer/event counter.

The following functions can be used.


- Interval timer
- External event counter
- Square-wave output
- PWM output


# (2) Mode using cascade connection (16-bit resolution: cascade connection mode)

8-bit timer/event counter 5n operates as a 16-bit timer/event counter by connecting the TM5n register in cascade. The following functions can be used.

- Interval timer with 16-bit resolution
- External event counter with 16-bit resolution
- Square-wave output with 16-bit resolution

The block diagram of 8-bit timer/event counter 5n is shown next.





# 9.2 Configuration

8-bit timer/event counter 5n consists of the following hardware.

Item	Configuration
Timer registers	8-bit timer counter 5n (TM5n) 16-bit timer counter 5 (TM5): Only when using cascade connection
Registers	8-bit timer compare register 5n (CR5n) 16-bit timer compare register 5 (CR5): Only when using cascade connection
Timer output	1 (TO5n pin)
Control registers <sup>Note</sup>	Timer clock selection register 5n (TCL5n) 8-bit timer mode control register 5n (TMC5n) 16-bit timer mode control register 5 (TMC5): Only when using cascade connection

Note When using the functions of the TI5n and TO5n pins, refer to Table 4-16 Settings When Port Pins Are Used for Alternate Functions.

# (1) 8-bit timer counter 5n (TM5n)

The TM5n register is an 8-bit read-only register that counts the count pulses.

The counter is incremented in synchronization with the rising edge of the count clock.

Through cascade connection, the TM5n registers can be used as a 16-bit timer.

When using the TM50 register and the TM51 register in cascade as a 16-bit timer, these registers are readonly, in 16-bit units. Therefore, read these registers twice and compare the values, taking into consideration that the reading occurs during a count change.

After res	et: 00H	R Ad	dress: TM	50 FFFFF	5C0H, TM5	1 FFFF5	C1H	
	7	6	5	4	3	2	1	0
TM5n								
(n = 0, 1)								

The count value is reset to 00H in the following cases.

- <1> Reset
- <2> When the TMC5n.TCE5n bit is cleared (0)
- <3> The TM5n register and CR5n register match in the mode in which clear & start occurs on a match between the TM5n register and the CR5n register
- Caution When connected in cascade, these registers become 0000H even when the TCE50 bit in the lowest timer (TM50) is cleared.

# (2) 8-bit timer compare register 5n (CR5n)


level.

The CR5n register can be read or written in 8-bit units.

In a mode other than the PWM mode, the value set to the CR5n register is always compared to the count value of the TM5n register, and if the two values match, an interrupt request signal (INTTM5n) is generated. In the PWM mode, TM5n register overflow causes the TO5n pin output to change to the active level, and when the values of the TM5n register and the CR5n register match, the TO5n pin output changes to the inactive

The value of the CR5n register can be set in the range of 00H to FFH.

When using the TM50 register and TM51 register in cascade as a 16-bit timer, the CR50 register and CR51 register operate as 16-bit timer compare register 5 (CR5). The counter value and register value are compared in 16-bit lengths, and if they match, an interrupt request signal (INTTM50) is generated.



- Cautions 1. In the mode in which clear & start occurs upon a match of the TM5n register and CR5n register (TMC5n.TMC5n6 bit = 0), do not write a different value to the CR5n register during the count operation.
  - 2. In the PWM mode, set the CR5n register rewrite interval to three or more count clocks (clock selected with the TCL5n register).
  - 3. Before changing the value of the CR5n register when using a cascade connection, be sure to stop the timer operation.

# 9.3 Registers


The following two registers are used to control 8-bit timer/event counter 5n.

- Timer clock selection register 5n (TCL5n)
- 8-bit timer mode control register 5n (TMC5n)

Remark To use the functions of the TI5n and TO5n pins, refer to Table 4-16 Settings When Port Pins Are Used for Alternate Functions.

#### (1) Timer clock selection register 5n (TCL5n)

The TCL5n register sets the count clock of 8-bit timer/event counter 5n and the valid edge of the TI5n pin input. The TCL5n register can be read or written in 8-bit units. After reset, this register is cleared to 00H.



# (2) 8-bit timer mode control register 5n (TMC5n)

The TMC5n register performs the following six settings.

- Controls counting by the TM5n register
- Selects the operation mode of the TM5n register
- Selects the individual mode or cascade connection mode
- Sets the status of the timer output flip-flop
- Controls the timer output flip-flop or selects the active level in the PWM (free-running timer) mode
- Controls timer output

The TMC5n register can be read or written in 8-bit or 1-bit units. After reset, this register is cleared to 00H.

After res	et: 00H	R/W	Address: TMC50 FFFF	F5C6H, TMC51 FFFFF5C7H				
	7	0	<b>F</b> 4					
TMC5n	<7> TCE5n	6 TMC5n6		3> <2> 1 <0> S5n LVR5n TMC5n1 TOE5n				
l	TOESII	TNC5110	0 1100514 20					
(n = 0, 1)	TCE5n		ontrol of count operation of	8-bit timer/event counter 5n				
	0		Control of count operation of 8-bit timer/event counter 5n ounting is disabled after the counter is cleared to 0 (counter disabled)					
	1		<b>.</b>					
l		otart cour	art count operation					
	TMC5n6	S	Selection of operation mode of 8-bit timer/event counter 5n					
	0	Mode in wh	ich clear & start occurs on matc	h between TM5n register and CR5n register				
	1	PWM (fre-	e-running timer) mode					
•								
	TMC514	Selection of	f individual mode or cascade con	nection mode for 8-bit timer/event counter 51				
	0	Individual	mode					
	1	Cascade	connection mode (connecte	ed with 8-bit timer/event counter 50)				
ſ								
	LVS5n	LVR5n	Setting of st	atus of timer output F/F				
	0	0	Unchanged					
	0	1	1 Reset timer output F/F to 0					
	1	0	0 Set timer output F/F to 1					
ļ	1	1	Setting prohibited					
1	TMOEn1	Other ther	DM/M (free running times) mode					
	TWC5HT		PWM (free-running timer) de (TMC5n6 bit = 0)	PWM (free-running timer) mode (TMC5n6 bit = 1)				
			Controls timer F/F	Selects active level				
	0		version operation	High active				
	1		· ·	Low active				
l	•	Enable in	Enable inversion operation Low active					
	TOE5n Timer output control							
	0	Disable o	utput (TO5n pin is low level	)				
	1	Enable ou	Itput					
			·					
Note Bit 4 of the	TMC50 re	gister is f	ixed to U.					
Coullars 4 D	ause the	TO51 an	d TI51 pins are alterna	te functions of the same pin, only one of				
			•	• • •				
be u	used at o		-					
be u 2. The	used at o LVS5n a	nd LVR5	n bit settings are valid	in modes other than the PWM mode.				
be נ 2. The 3. Do ו	used at o LVS5n a not set <′	ind LVR5 1> to <4>	n bit settings are valid below at the same tim	in modes other than the PWM mode. e. Set as follows.				
be נ 2. The 3. Do ו <1>	used at o LVS5n a not set < Set the 1	nd LVR5 1> to <4> TMC5n1,	n bit settings are valid below at the same tim TMC5n6, and TMC514 <sup>∾</sup>	in modes other than the PWM mode. e. Set as follows. <sup>•••</sup> bits: Setting of operation mode				
be u 2. The 3. Do u <1> <2>	used at o LVS5n a not set < Set the T Set the T	nd LVR5 1> to <4> ΓMC5n1, ΓΟΕ5n bit	n bit settings are valid below at the same tim	in modes other than the PWM mode. e. Set as follows. <sup>off</sup> bits: Setting of operation mode le: Timer output enable				
be u 2. The 3. Do i <1> <2> <3>	USED at or LVS5n a not set <' Set the T Set the T Set the L	nd LVR5 1> to <4> ΓMC5n1, ΓΟΕ5n bit	n bit settings are valid below at the same tim TMC5n6, and TMC514 <sup>ℕ</sup> t for timer output enab d LVR5n bits (Caution	in modes other than the PWM mode. e. Set as follows. <sup>off</sup> bits: Setting of operation mode le: Timer output enable				
be u 2. The 3. Do i <1> <2> <3> <4>	USED at of LVS5n a not set < Set the 1 Set the 1 Set the 1 Set the 1	Ind LVR5 1> to <4> IMC5n1, IOE5n bit LVS5n an ICE5n bit	n bit settings are valid below at the same tim TMC5n6, and TMC514 <sup>№</sup> t for timer output enab d LVR5n bits (Caution	in modes other than the PWM mode. e. Set as follows. <sup>ote</sup> bits: Setting of operation mode le: Timer output enable 2): Setting of timer output F/F				
be u 2. The 3. Do i <1> <2> <3> <4> Remarks 1. In th	used at or LVS5n a not set < Set the 1 Set the 1 Set the 1 Set the 1 ne PWM n	nd LVR5 1> to <4> TMC5n1, TOE5n bit LVS5n an TCE5n bit node, the	n bit settings are valid below at the same tim TMC5n6, and TMC514 <sup>№</sup> t for timer output enab d LVR5n bits (Caution	in modes other than the PWM mode. e. Set as follows. <sup>ove</sup> bits: Setting of operation mode le: Timer output enable 2): Setting of timer output F/F e inactive level by the TCE5n bit = 0.				
be u 2. The 3. Do u <1> <2> <3> <4> Remarks 1. In th 2. Whe	Used at or LVS5n a not set < Set the T Set the T Set the T Set the T ne PWM n en the LV	IND LVR5 1> to <4> IMC5n1, IOE5n bit LVS5n an ICE5n bit node, the S5n and L	n bit settings are valid below at the same tim TMC5n6, and TMC514 <sup>N</sup> t for timer output enabl d LVR5n bits (Caution t PWM output is set to the LVR5n bits are read, 0 is	in modes other than the PWM mode. e. Set as follows. <sup>ove</sup> bits: Setting of operation mode le: Timer output enable 2): Setting of timer output F/F e inactive level by the TCE5n bit = 0.				

# 9.4 Operation

#### 9.4.1 Operation as interval timer

8-bit timer/event counter 5n operates as an interval timer that repeatedly generates interrupts at the interval of the count value preset in the CR5n register. If the count value in the TM5n register matches the value set in the CR5n register, the value of the TM5n register is cleared to 00H and counting is continued, and at the same time, an interrupt request signal (INTTM5n) is generated.


## Setting method

- <1> Set each register.
  - TCL5n register: Selects the count clock (t).
  - CR5n register: Compare value (N)
  - TMC5n register: Stops count operation and selects the mode in which clear & start occurs on a match between the TM5n register and CR5n register (TMC5n register = 0000xx00B, ×: don't care).
- <2> When the TMC5n.TCE5n bit is set to 1, the count operation starts.
- <3> When the values of the TM5n register and CR5n register match, the INTTM5n signal is generated (TM5n register is cleared to 00H).
- <4> Then, the INTTM5n signal is repeatedly generated at the same interval. To stop counting, set the TCE5n bit = 0.

Interval time =  $(N + 1) \times t$ : N = 00H to FFH

Caution During interval timer operation, do not rewrite the value of the CR5n register.








Figure 9-2. Timing of Interval Timer Operation (2/2)

# 9.4.2 Operation as external event counter

The external event counter counts the number of clock pulses input to the TI5n pin from an external source by using the TM5n register.

Each time the valid edge specified by the TCL5n register is input to the TI5n pin, the TM5n register is incremented. Either the rising edge or the falling edge can be specified as the valid edge.

When the count value of the TM5n register matches the value of the CR5n register, the TM5n register is cleared to 00H and an interrupt request signal (INTTM5n) is generated.

## Setting method

<1> Set each register.

TCL5n register: Selects the TI5n pin input edge.

Falling edge of TI5n pin  $\rightarrow$  TLC5n register = 00H

Rising edge of TI5n pin  $\rightarrow$  TCL5n register = 01H

- CR5n register: Compare value (N)
- TMC5n register: Stops count operation, selects the mode in which clear & start occurs on a match between the TM5n register and CR5n register, disables timer output F/F inversion operation, and disables timer output.

(TMC5n register = 0000xx00B, x: don't care)

- For the alternate-function pin settings, refer to Table 4-16 Settings When Port Pins Are Used for Alternate Functions.
- <2> When the TMC5n.TCE5n bit is set to 1, the counter counts the number of pulses input from the TI5n pin.
- <3> When the values of the TM5n register and CR5n register match, the INTTM5n signal is generated (TM5n register is cleared to 00H).
- <4> Then, the INTTM5n signal is generated each time the values of the TM5n register and CR5n register match.

INTTM5n signal is generated when the valid edge of TI5n pin is input N + 1 times: N = 00H to FFH

Caution During external event counter operation, do not rewrite the value of the CR5n register.

**Remark** n = 0, 1

# Figure 9-3. Timing of External Event Counter Operation (with Rising Edge Specified)

TI5n	
TM5n count value	$\underbrace{\text{ooh}X\text{o1h}X\text{o2h}X\text{o3h}X\text{o4h}X\text{o5h}X}_{\Sigma}^{\Sigma}X\text{N}-1X\text{N}X\text{o0h}X\text{o1h}X\text{o2h}X\text{o3h}X$
	Count start
CR5n	
	<i>(</i> ,
TCE5n	
INTTM5n	
<b>Remark</b> n :	= 0, 1

# 9.4.3 Square-wave output operation

A square wave with any frequency can be output at an interval determined by the value preset in the CR5n register. By setting the TMC5n.TOE5n bit to 1, the output status of the TO5n pin is inverted at an interval determined by the count value preset in the CR5n register. In this way, a square wave of any frequency can be output (duty = 50%) (n = 0, 1).

# Setting method

<1> Set each register.

- TCL5n register: Selects the count clock (t).
- CR5n register: Compare value (N)
- TMC5n register: Stops count operation, selects the mode in which clear & start occurs on a match between the TM5n register and CR5n register, sets initial value of timer output, enables timer output F/F inversion operation, and enables timer output. (TMC5n register = 00001011B or 00000111B)
- For the alternate-function pin settings, refer to Table 4-16 Settings When Port Pins Are Used for Alternate Functions.
- <2> When the TMC5n.TCE5n bit is set to 1, counting starts.
- <3> When the values of the TM5n register and CR5n register match, the timer output F/F is inverted. Moreover, the INTTM5n signal is generated and the TM5n register is cleared to 00H.
- <4> Then, the timer output F/F is inverted during the same interval and a square wave is output from the TO5n pin.

Frequency = 1/2t(N + 1): N = 00H to FFH

Caution Do not rewrite the value of the CR5n register during square-wave output.




Figure 9-4. Timing of Square-Wave Output Operation

## 9.4.4 8-bit PWM output operation

By setting the TMC5n.TMC5n6 bit to 1, 8-bit timer/event counter 5n performs PWM output.

Pulses with a duty factor determined by the value set in the CR5n register are output from the TO5n pin.

Set the width of the active level of the PWM pulse in the CR5n register. The active level can be selected using the TMC5n.TMC5n1 bit.

The count clock can be selected using the TCL5n register.

PWM output can be enabled/disabled by the TMC5n.TOE5n bit.

# Caution The CR5n register rewrite interval must be three or more operation clocks (set by the TCL5n register).

## Use method

<1> Set each register.

- TCL5n register: Selects the count clock (t).
- CR5n register: Compare value (N)
- TMC5n register: Stops count operation, selects PWM mode, and leave timer output F/F unchanged, sets active level, and enables timer output. (TMC5n register = 01000001B or 01000011B)
- For the alternate-function pin settings, refer to Table 4-16 Settings When Port Pins Are Used for Alternate Functions.
- <2> When the TMC5n.TCE5n bit is set to 1, counting starts.

## PWM output operation

- <1> When counting starts, PWM output (output from the TO5n pin) outputs the inactive level until an overflow occurs.
- <2> When an overflow occurs, the active level set by setting method <1> is output. The active level is output until the value of the CR5n register and the count value of the TM5n register match. An interrupt request signal (INTTM5n) is generated.
- <3> When the value of the CR5n register and the count value of the TM5n register match, the inactive level is output and continues to be output until an overflow occurs again.
- <4> Then, steps <2> and <3> are repeated until counting is stopped.
- <5> When counting is stopped by clearing TCE5n bit to 0, PWM output becomes inactive.


Cycle = 256t, active level width = Nt, duty = N/256: N = 00H to FFH

# Remarks 1. n = 0, 1

2. For the detailed timing, refer to Figure 9-5 Timing of PWM Output Operation and Figure 9-6 Timing of Operation Based on CR5n Register Transitions.


# (a) Basic operation of PWM output





# (b) Operation based on CR5n register transitions





# 9.4.5 Operation as interval timer (16 bits)

The 16-bit resolution timer/event counter mode is selected by setting the TMC51.TMC514 bit to 1.

8-bit timer/event counter 5n operates as an interval timer by repeatedly generating interrupts using the count value preset in 16-bit timer compare register 5 (CR5) as the interval.

Setting method

<1> Set each register.

TCL50 register:	Selects the count clock (t)
	(The TCL51 register does not need to be set in cascade connection)
CR50 register:	Compare value (N) Lower 8 bits (settable from 00H to FFH)
CR51 register:	Compare value (N) Higher 8 bits (settable from 00H to FFH)
• TMC50, TMC51 register:	Selects the mode in which clear & start occurs on a match between TM5
	register and CR5 register (x: don't care)
	TMC50 register = 0000xx00B
	TMC51 register = 0001xx00B

- <2> Set the TMC51.TCE51 bit to 1. Then set the TMC50.TCE50 bit to 1 to start the count operation.
- <3> When the values of the TM5 register and CR5 register connected in cascade match, the INTTM50 signal is generated (the TM5 register is cleared to 0000H).
- <4> The INTTM50 signal is then generated repeatedly at the same interval.

Interval time =  $(N + 1) \times t$ : N = 0000H to FFFFH

- Cautions 1. To write using 8-bit access during cascade connection, set the TCE51 bit to 1 at operation start and then set the TCE50 bit to 1. When operation is stopped, clear the TCE50 bit to 0 and then clear the TCE51 bit to 0.
  - During cascade connection, TI50 input, TO50 output, and the INTTM50 signal are used. Do not use TI51 input, TO51 output, and the INTTM51 signal; mask them instead (for details, refer to CHAPTER 20 INTERRUPT/EXCEPTION PROCESSING FUNCTION). Clear the LVS51, LVR51, TMC511, and TOE51 bits to 0.
  - 3. Do not change the value of the CR5 register during timer operation.

Figure 9-7 shows a timing example of the cascade connection mode with 16-bit resolution.




Figure 9-7. Cascade Connection Mode with 16-Bit Resolution

# 9.4.6 Operation as external event counter (16 bits)

The 16-bit resolution timer/event counter mode is selected by setting the TMC51.TMC514 bit to 1.

The external event counter counts the number of clock pulses input to the TI50 pin from an external source using 16-bit timer counter 5 (TM5).

Settina	method
County	mounda

<1> Set each register.

TCL50 register:	Selects the TI50 pin input edge.
	(The TCL51 register does not have to be set during cascade connection.)
	Falling edge of TI50 pin $\rightarrow$ TCL50 register = 00H
	Rising edge of TI50 pin $\rightarrow$ TCL50 register = 01H
CR50 register:	Compare value (N) Lower 8 bits (settable from 00H to FFH)
CR51 register:	Compare value (N) Higher 8 bits (settable from 00H to FFH)
<ul> <li>TMC50, TMC51 registers:</li> </ul>	Stops count operation, selects the clear & stop mode entered on a match
	between the TM5 register and CR5 register, disables timer output F/F
	inversion, and disables timer output.
	(×: don't care)
	TMC50 register = 0000xx00B
	TMC51 register = 0001xx00B

- For the alternate-function pin settings, refer to Table 4-16 Settings When Port Pins Are Used for Alternate Functions.
- <2> Set the TMC51.TCE51 bit to 1. Then set the TMC50.TCE50 bit to 1 and count the number of pulses input from the TI50 pin.
- <3> When the values of the TM5 register and CR5 register connected in cascade match, the INTTM50 signal is generated (the TM5 register is cleared to 0000H).
- <4> The INTTM50 signal is then generated each time the values of the TM5 register and CR5 register match.

INTTM50 signal is generated when the valid edge of TI50 pin is input N + 1 times: N = 0000H to FFFFH

- Cautions 1. During external event counter operation, do not rewrite the value of the CR5n register.
  - 2. To write using 8-bit access during cascade connection, set the TCE51 bit to 1 and then set the TCE50 bit to 1. When operation is stopped, clear the TCE50 bit to 0 and then clear the TCE51 bit to 0 (n = 0, 1).
  - 3. During cascade connection, TI50 input and the INTTM50 signal are used. Do not use TI51 input, TO51 output, and the INTTM51 signal; mask them instead (for details, refer to CHAPTER 20 INTERRUPT/EXCEPTION PROCESSING FUNCTION). Clear the LVS51, LVR51, TMC511, and TOE51 bits to 0.
  - 4. Do not change the value of the CR5 register during external event counter operation.

# 9.4.7 Square-wave output operation (16-bit resolution)

The 16-bit resolution timer/event counter mode is selected by setting the TMC51.TMC514 bit to 1.

8-bit timer/event counter 5n outputs a square wave of any frequency using the interval preset in 16-bit timer compare register 5 (CR5).

# Setting method

<1> Set each register.

TCL50 register:

Selects the count clock (t)

(The TCL51 register does not have to be set in cascade connection)

- CR50 register: Compare value (N) ... Lower 8 bits (settable from 00H to FFH)
- CR51 register: Compare value (N) ... Higher 8 bits (settable from 00H to FFH)
- TMC50, TCM51 registers: Stops count operation, selects the mode in which clear & start occurs on a match between the TM5 register and CR5 register.

LVS50	LVR50	Timer Output F/F Status Settings
1	0	High-level output
0	1	Low-level output

Enables timer output F/F inversion, and enables timer output.

TMC50 register = 00001011B or 00000111B

- TMC51 register = 00010000B
- For the alternate-function pin settings, refer to Table 4-16 Settings When Port Pins Are Used for Alternate Functions.
- <2> Set the TMC51.TCE51 bit to 1. Then set the TMC50.TCE50 bit to 1 to start the count operation.
- <3> When the values of the TM5 register and the CR5 register connected in cascade match, the TO50 timer output F/F is inverted. Moreover, the INTTM50 signal is generated and the TM5 register is cleared to 0000H.
- <4> Then, the timer output F/F is inverted during the same interval and a square wave is output from the TO50 pin.


Frequency = 1/2t(N + 1): N = 0000H to FFFFH


Caution Do not write a different value to the CR5 register during operation.

# 9.4.8 Cautions

# (1) Error on starting timer

An error of up to 1 clock occurs before the match signal is generated after the timer has been started. This is because the TM5n register is started asynchronously to the count pulse.





# CHAPTER 10 8-BIT TIMER H

In the V850ES/KG1, two channels of 8-bit timer H are provided.

# **10.1 Functions**

8-bit timer Hn has the following functions (n = 0, 1).

- Interval timer
- PWM output
- Square ware output
- Carrier generator mode

# 10.2 Configuration


8-bit timer Hn consists of the following hardware.

ltem	Configuration
Timer registers	8-bit timer counter Hn: 1 each
Register	8-bit timer H compare register n0 (CMPn0): 1 each 8-bit timer H compare register n1 (CMPn1): 1 each
Timer outputs	1 each (TOHn pin)
Control registers <sup>Note</sup>	8-bit timer H mode register n (TMHMDn) 8-bit timer H carrier control register n (TMCYCn)

Note To use the TOHn pin function, refer to Table 4-16 Settings When Port Pins Are Used for Alternate Functions.

The block diagram is shown below.





#### (1) 8-bit timer H compare register n0 (CMPn0)

The CMPn0 register can be read or written in 8-bit units. After reset, CMPn0 is cleared to 00H.

After res	et: 00H	R/W	Address	CMP00 F	FFFF582H	I, CMP10	FFFFF592	Н
	7	6	5	4	3	2	1	0
CMPn0								
(n = 0, 1)								

#### Caution Rewriting the CMPn0 register during timer count operation is prohibited.

#### (2) 8-bit timer H compare register n1 (CMPn1)

The CMPn1 register can be read or written in 8-bit units. After reset, CMPn1 is cleared to 00H.

7       6       5       4       3       2       1       0         CMPn1	After res	et: 00H	R/W	Address:	CMP01	FFFF583H	I, CMP11	FFFF593	н
		7	6	5	4	3	2	1	0
(n = 0, 1)	CMPn1								
	(n = 0, 1)								

The CMPn1 register can be rewritten during timer count operation.

In the carrier generator mode, after the CMPn1 register is set, if the count value of 8-bit timer counter Hn and the set value of the CMPn1 register match, an interrupt request signal (INTTMHn) is generated. At the same time, the value of 8-bit timer counter Hn is cleared to 00H.

If the set value of the CMPn1 register is rewritten during timer operation, the reload timing is when the count value of 8-bit timer counter Hn and the set value of the CMPn1 register match. If the transfer timing and write to the CMPn1 register from the CPU conflict, transfer is not performed.

Caution In the PWM output mode and carrier generator mode, be sure to set the CMPn1 register when starting the timer count operation (TMHMDn.TMHEn bit = 1) after the timer count operation was stopped (TMHEn bit = 0) (be sure to set again even if setting the same value to the CMPn1 register).

## 10.3 Registers

The registers that control 8-bit timer Hn are as follows.

- 8-bit timer H mode register n (TMHMDn)
- 8-bit timer H carrier control register n (TMCYCn)

Remarks 1. To use the TOHn pin function, refer to Table 4-16 Settings When Port Pins Are Used for Alternate Functions.

**2.** n = 0, 1

(1) 8-bit timer H mode register n (TMHMDn)

The TMHMDn register controls the mode of 8-bit timer Hn. TMHMDn register can be read or written in 8-bit or 1-bit units. After reset, TMHMDn is cleared to 00H.

**Remark** n = 0, 1

			,	: FFFFF58						
	<7>	6	5	4	3	2 <1>				
TMHMD0	TMHE0	CKSH02	CKSH01	CKSH00	TMMD01 TM	MD00 TOLE	V0 TOEN			
	TMHE0		8-bit timer H0 operation enable							
	0		p timer count operation (8-bit timer counter H0 = 00H)							
	1	Enable tin	nable timer count operation (Counting starts when clock is input)							
	CKSH02	CKSH01	SH01 CKSH00 Selection of count clock							
				Count clock <sup>N</sup>	ote fxx = 20 MH	z fxx = 16.0 MHz	z fxx = 10.0 Mł			
	0	0	0	fxx	Setting prohibite	d Setting prohibited	100 ns			
	0	0	1	fxx/2	100 ns	125 ns	200 ns			
	0	1	0	fxx/4	200 ns	250 ns	400 ns			
	0	1	1	fxx/16	800 ns	1 <i>µ</i> s	1.6 μs			
	1	0	0	fxx/64	1.6 μs	4 μs	6.4 <i>μ</i> s			
	1	0	0 1 fxx/1024 51.2 μs 64 μs 102.4 μs							
	Othe	er than abo	ve		Setting	prohibited				
	TMMD01	TMMD00			imer H0 opera	tion mode				
	0	0		mer mode						
	0	1	•	enerator mo	de					
	1	0	PWM out							
	1	I	Setting pr	Unibited						
	TOLEV0		Tir	ner output le	evel control (d	efault)				
	0	Low level		-						
	1	High level								
	TOEN0			Timer o	output control					
	0	Disable ou	utput							
	1	Enable ou	Itput							
Note Set so as to satisfy the following conditions.										
REG	REGC = V <sub>DD</sub> = 4.0 to 5.5 V: Count clock $\leq$ 10 MHz REGC = Capacity, V <sub>DD</sub> = 4.0 to 5.5 V: Count clock $\leq$ 5 MHz									

#### (a) 8-bit timer H mode register 0 (TMHMD0)

Cautions 1. When the TMHE0 bit = 1, setting bits other than those of the TMHMD0 register is prohibited.

- 2. In the PWM output mode and carrier generator mode, be sure to set the CMP01 register when starting the timer count operation (TMHE0 bit = 1) after the timer count operation was stopped (TMHE0 bit = 0) (be sure to set again even if setting the same value to the CMP01 register).
- 3. When using the carrier generator mode, set 8-bit timer H0 count clock frequency to six times 8-bit timer/event counter 50 count clock frequency or higher.

(b) 8-	bit timer	H mode	register	1	(TMHMD1)
--------	-----------	--------	----------	---	----------

	set: 00H	R/W	Address	: FFFFF59	)H					
	<7>	6	5	4	3	2	<1>		<0>	
TMHMD1	TMHE1	CKSH12	CKSH11	CKSH10		TMMD	10 TOLE	/1   1	FOEN1	
		I	1							
	TMHE1		8-bit timer H1 operation enable							
	0	Stop time	top timer count operation (8-bit timer counter H1 = 00H)							
	1	Enable tin	Enable timer count operation (Counting starts when clock is input)							
	CKSH12	CKSH11	KSH11 CKSH10 Selection of count clock							
				Count clock <sup>№</sup>	fxx = 20.0	) MHz <sup>fxx</sup>	= 16.0 MHz	fxx = 1	10.0 MHz	
	0	0	0	fxx	Setting pro	hibited Se	tting prohibited	100	ns	
	0	0	1	fxx/2	100 ns	12	25 ns	200	ns	
	0	1	0	fxx/4	200 ns	25	50 ns	400	ns	
	0	1	1	fxx/16	800 ns	1	μs	1.6	us	
	1	0	0	fxx/64	1.6 <i>µ</i> s	4	μs	6.4	us	
	1	0	1		fx	T (subclo	ock)			
	Oth	ner than ab	er than above Setting prohibited							
	TMMD11	TMMD10 8-bit timer H1 operation mode								
	0	0	Interval ti	mer mode						
	0	1		enerator mo	de					
	1	0	PWM out							
	1	1	Setting pr							
	TOLEV1		Tir	ner output l	evel contro	l (defau	lt)			
	0	Low level								
	1	High level								
	TOEN1			Timer	utput cont	rol				
	0	Disable o	utput							
	1	Enable ou	•							
Note Set so		-	-							
				t clock $\leq 1$						
		•		5 V: Coun t clock ≤ 5		) IVIFIZ				
Cautions 1.	prohibite	ed.		and carri						
	count op	peration v	was stop	e timer co ped (TMH	E1 bit = (		-		-	
3				P11 registenerator n		8-bit	timer H1	cour	nt cloci	

# (2) 8-bit timer H carrier control register n (TMCYCn)

This register controls the 8-bit timer Hn remote control output and carrier pulse output status. TMCYCn register can be read or written in 8-bit or 1-bit units. The NRZn bit is a read-only bit. After reset, TMCYCn is cleared to 00H.

Remark	n = 0, 1
--------	----------

TMCYCn	7		t: 00H R/W Address: TMCYC0 FFFF581H, TMCYC1 FFFF591H						
TMCYCn		6	5	4	3	2	1	<0>	
	0	0	0	0	0	RMCn	NRZBn	NRZn	
(n = 0, 1)									
	RMCn	RMCn NRZBn Remote control output							
	0	0	0 Low-level output						
	0	1	1 High-level output						
	1	0	Low-leve	el output					
	1	1	Carrier p	oulse outpu	ıt				
	NRZn		C	Carrier puls	e output st	atus flag			
	0 Carrier output disabled status (low-level status)								
	1	Carrier ou	tput enable	e status					

## 10.4 Operation

## 10.4.1 Operation as interval timer/square wave output

When the count value of 8-bit timer counter Hn and the set value of the CMPn0 register match, an interrupt request signal (INTTMHn) is generated and 8-bit timer counter Hn is cleared to 00H.


The CMPn1 register cannot be used in the interval timer mode. Even if the CMPn1 register is set, this has no effect on the timer output because matches between 8-bit timer counter Hn and the CMPn1 register are not detected.

A square wave of the desired frequency (duty = 50%) is output from the TOHn pin, by setting the TMHMDn.TOENn bit to 1.

#### (1) Usage method

The INTTMHn signal is repeatedly generated in the same interval.


<1> Set each register.



## Figure 10-2. Register Settings in Interval Timer Mode

<2> When the TMHEn bit is set to 1, counting starts.


<3> When the count value of 8-bit timer counter Hn and the set value of the CMPn0 register match, the INTTMHn signal is generated and 8-bit timer counter Hn is cleared to 00H.




<4> Then, the INTTMHn signal is generated in the same interval. To stop the count operation, clear the TMHEn bit to 0.


#### (2) Timing chart

The timing in the interval timer mode is as follows.





**Remark** n = 0, 1





#### 10.4.2 PWM output mode operation

In the PWM output mode, a pulse of any duty and cycle can be output.

The CMPn0 register controls the timer output (TOHn) cycle. Rewriting the CMPn0 register during timer operation is prohibited.

The CMPn1 register controls the timer output (TOHn) duty. The CMPn1 register can be rewritten during timer operation.


The operation in the PWM output mode is as follows.

After timer counting starts, when the count value of 8-bit timer counter Hn and the set value of the CMPn0 register match, the TOHn output becomes active and 8-bit timer counter Hn is cleared to 00H. When the count value of 8-bit timer counter Hn and the set value of the CMPn1 register match, TOHn output becomes inactive.

## (1) Usage method

In the PWM output mode, a pulse of any duty and cycle can be output.

<1> Set each register.



#### Figure 10-4. Register Settings in PWM Output Mode

<2> When the TMHEn bit is set to 1, counting starts.

- <3> After the count operation is enabled, the first compare register to be compared is the CMPn0 register. When the count value of 8-bit timer counter Hn and the set value of the CMPn0 register match, 8-bit timer counter Hn is cleared, an interrupt request signal (INTTMHn) is generated, and the TOHn output becomes active. At the same time, the register that is compared with 8-bit timer counter Hn changes from the CMPn0 register to the CMPn1 register.
- <4> When the count value of 8-bit timer counter Hn and the set value of the CMPn1 register match, the TOHn output becomes inactive, and at the same time the register that is compared with 8-bit timer counter Hn changes from the CMPn1 register to the CMPn0 register. At this time, 8-bit timer counter Hn is not cleared and the INTTMHn signal is not generated.
- <5> A pulse of any duty can be obtained through the repetition of steps <3> and <4> above.
- <6> To stop the count operation, clear the TMHEn bit to 0.

Designating the set value of the CMPn0 register as (N), the set value of the CMPn1 register as (M), and the count clock frequency as fcNT, the PWM pulse output cycle and duty are as follows.


PWM pulse output cycle =  $(N + 1)/f_{CNT}$ Duty = inactive width: Active width = (M + 1) : (N + 1)

- Cautions 1. In the PWM output mode, three operating clocks (signal selected by CKSHn0 to CKSHn2 bits) are required for actual transfer of the new value to the register after the CMPn1 register has been rewritten.
  - Be sure to set the CMPn1 register when starting the timer count operation (TMHEn bit = 1) after the timer count operation was stopped (TMHEn bit = 0) (be sure to set again even if setting the same value to the CMPn1 register).

## (2) Timing chart

The operation timing in the PWM output mode is as follows.

Caution The set value (M) of the CMPn1 register and the set value (N) of the CMPn0 register must always be set within the following range.  $00H \le CMPn1$  (M) < CMPn0 (N)  $\le$  FFH



#### Figure 10-5. Operation Timing in PWM Output Mode (1/4)

- <3> When the count value of 8-bit timer counter Hn and the set value of the CMPn1 register match, the TOHn output level is inverted. At this time, the value of 8-bit timer counter Hn is not cleared and the INTTMHn signal is not output.
- <4> When the TMHEn bit is cleared to 0 during 8-bit timer Hn operation, the INTTMHn signal and TOHn output becomes inactive.

**Remark** n = 0, 1




Figure 10-5. Operation Timing in PWM Output Mode (2/4)




Figure 10-5. Operation Timing in PWM Output Mode (3/4)




Figure 10-5. Operation Timing in PWM Output Mode (4/4)

<4> Even if the value of the CMPn1 register is changed, that value is latched and not transferred to the register. When the count value of 8-bit timer counter Hn and the set value of the CMPn1 register prior to the change match, the changed value is transferred to the CMPn1 register and the value of the CMPn1 register is changed (<2>').

However, three or more count clocks are required from the time the value of the CMPn1 register is changed until it is transferred to the register. Even if a match signal is generated within three count clocks, the changed value cannot be transferred to the register.

- <5> When the count value of 8-bit timer counter Hn matches the changed set value of the CMPn1 register, the TOHn output becomes inactive. 8-bit timer counter Hn is not cleared and the INTTMHn signal is not generated.
- <6> When the TMHEn bit is cleared to 0 during 8-bit timer Hn operation, the INTTMHn signal and TOHn output become inactive.

#### 10.4.3 Carrier generator mode operation

The carrier clock generated by 8-bit timer Hn is output using the cycle set with 8-bit timer/event counter 5n. In the carrier generator mode, 8-bit timer/event counter 5n is used to control the extent to which the carrier pulse of 8-bit timer Hn is output, and the carrier pulse is output from the TOHn output.

#### (1) Carrier generation

In the carrier generator mode, the CMPn0 register generates a waveform with the low-level width of the carrier pulse and the CMPn1 register generates a waveform with the high-level width of the carrier pulse. During 8-bit timer Hn operation, the CMPn1 register can be rewritten, but rewriting of the CMPn0 register is prohibited.


#### (2) Carrier output control

Carrier output control is performed with the interrupt request signal (INTTM5n) of 8-bit timer/event counter 5n and the TMCYCn.NRZBn and TMCYCn.RMCn bits. The output relationships are as follows.

RMCn Bit	NRZBn Bit	Output			
0	0	Low level output			
0	1	High level output			
1	0	Low level output			
1	1	Carrier pulse output			

**Remark** n = 0, 1

To control carrier pulse output during count operation, the TMCYCn.NRZn and TMCYCn.NRZBn bits have a master and slave bit configuration. The NRZn bit is read-only while the NRZBn bit can be read and written. The INTTM5n signal is synchronized with the 8-bit timer Hn clock and output as the INTTM5Hn signal. The INTTM5Hn signal becomes the data transfer signal of the NRZn bit and the value of the NRZBn bit is transferred to the NRZn bit. The transfer timing from the NRZBn bit to the NRZn bit is as follows.






## (3) Usage method

Any carrier clock can be output from the TOHn pin.

<1> Set each register.



#### Figure 10-7. Register Settings in Carrier Generator Mode

- <2> When the TMHEn bit is set to 1, 8-bit timer Hn count operation starts.
- <3> When the TMC5n.TCE5n bit is set to 1, 8-bit timer/event counter 5n count operation starts.
- <4> After the count operation is enabled, the first compare register to be compared is the CMPn0 register. When the count value of 8-bit timer counter Hn and the set value of the CMPn0 register match, the INTTMHn signal is generated, 8-bit timer counter Hn is cleared, and at the same time, the register that is compared with 8-bit timer counter Hn changes from the CMPn0 register to the CMPn1 register.
- <5> When the count value of 8-bit timer counter Hn and the set value of the CMPn1 register match, the INTTMHn signal is generated, 8-bit timer counter Hn is cleared, and at the same time, the register that is compared with 8-bit timer counter Hn changes from the CMPn1 register to the CMPn0 register.
- <6> The carrier clock is obtained through the repetition of steps <4> and <5> above.
- <7> The INTTM5n signal is synchronized with 8-bit timer Hn and output as the INTTM5Hn signal. This signal becomes the data transfer signal of the NRZBn bit and the value of the NRZBn bit is transferred to the NRZn bit.
- <8> When the NRZn bit becomes high level, the carrier clock is output from the TOHn pin.
- <9> Any carrier clock can be obtained through the repetition of the above steps. To stop the count operation, clear the TMHEn bit to 0.

Designating the set value of the CMPn0 register as (N), the set value of the CMPn1 register as (M), and the count clock frequency as f<sub>CNT</sub>, the carrier clock output cycle and duty are as follows.

Carrier clock output cycle =  $(N + M + 2)/f_{CNT}$ Duty = High level width: Carrier clock output width = (M + 1): (N + M + 2)

Caution Be sure to set the CMPn1 register when starting the timer count operation (TMHEn bit = 1) after the timer count operation was stopped (TMHEn bit = 0) (be sure to set again even if setting the same value to the CMPn1 register).

## (4) Timing chart

The carrier output control timing is as follows.

## Cautions 1. Set the values of the CMPn0 and CMPn1 registers in the range of 01H to FFH.

- 2. In the carrier generator mode, three operating clocks (signal selected by the TMHMDn.CKSHn0 to TMHMDn.CKSHn2 bits) are required for actual transfer of the new value to the register after the CMPn1 register has been rewritten.
- 3. Be sure to perform the TMCYCn.RMCn bit setting before the start of the count operation.
- 4. When using the carrier generator mode, set the 8-bit timer Hn count clock frequency to six times the 8-bit timer/event counter 5n count clock frequency or higher.




Figure 10-8. Carrier Generator Mode (1/3)

- <3> When the count value of 8-bit timer counter Hn and the set value of the CMPn0 register match, the first INTTMHn signal is generated, the carrier clock signal is inverted, and the register that is compared with 8-bit timer counter Hn changes from the CMPn0 register to the CMPn1 register. 8-bit timer counter Hn is cleared to 00H.
- <4> When the count value of 8-bit timer counter Hn and the set value of the CMPn1 register match, the INTTMHn signal is generated, the carrier clock signal is inverted, and the register that is compared with 8-bit timer counter Hn changes from the CMPn1 register to the CMPn0 register. 8-bit timer counter Hn is cleared to 00H. A carrier clock with a duty of 50% is generated through the repetition of steps <3> and <4>.

<5> The INTTM5n signal is synchronized with 8-bit timer Hn and output as the INTTM5Hn signal.

- <6> The INTTM5Hn signal becomes the data transfer signal of the NRZBn bit, and the value of the NRZBn bit is transferred to the NRZn bit.
- <7> The TOHn output is made low level by clearing the NRZn bit = 0.

```
Remark n = 0, 1
```




Figure 10-8. Carrier Generator Mode (2/3)

- <1> When the TMHEn bit = 0 and the TCE5n bit = 0, the operation of 8-bit timer Hn is stopped.
- <2> When the TMHEn bit is set to 1, 8-bit timer Hn starts counting. The carrier clock is maintained inactive at this time.
- <3> When the count value of 8-bit timer counter Hn and the set value of the CMPn0 register match, the first INTTMHn signal is generated, the carrier clock signal is inverted, and the register that is compared with 8-bit timer counter Hn changes from the CMPn0 register to the CMPn1 register. 8-bit timer counter Hn is cleared to 00H.
- <4> When the count value of 8-bit timer counter Hn and the set value of the CMPn1 register match, the INTTMHn signal is generated, the carrier clock signal is inverted, and the register that is compared with 8-bit timer counter Hn changes from the CMPn1 register to the CMPn0 register. 8-bit timer counter Hn is cleared to 00H. A carrier clock with a fixed duty (other than 50%) is generated through the repetition of steps <3> and <4>.
- <5> The INTTM5n signal is generated. This signal is synchronized with 8-bit timer Hn and output as the INTTM5Hn signal.
- <6> The carrier is output from the rising edge of the first carrier clock by setting the NRZn bit = 1.
- <7> By setting the NRZn bit = 0, the TOHn output is also maintained high level while the carrier clock is high level, and does not change to low level (the high level width of the carrier waveform is guaranteed through steps <6> and <7>).

**Remark** n = 0, 1




Figure 10-8. Carrier Generator Mode (3/3)

- <3> The CMPn1 register can be rewritten during 8-bit timer Hn operation, but the changed value (L) is latched. The value of the CMPn1 register is changed when the count value of 8-bit timer counter Hn and the value of the CMPn1 register prior to the change (M) match (<3>').
- <4> When the count value of 8-bit timer counter Hn and the value (M) of the CMPn1 register match, the INTTMHn signal is output, the carrier signal is inverted, and 8-bit timer counter Hn is cleared to 00H.
- <5> The timing at which the count value of 8-bit timer counter Hn and the value of the CMPn1 register match again is the changed value (L).

**Remark** n = 0, 1

## CHAPTER 11 INTERVAL TIMER, WATCH TIMER

The V850ES/KG1 includes interval timer BRG and a watch timer. Interval timer BRG can also be used as the source clock of the watch timer. The watch timer can also be used as interval timer WT.

Two interval timer channels and one watch timer channel can be used at the same time.

# 11.1 Interval Timer BRG

#### 11.1.1 Functions

Interval timer BRG has the following functions.

- Interval timer BRG: An interrupt request signal (INTBRG) is generated at a specified interval.
- Generation of count clock for watch timer: When the main clock is used as the count clock for the watch timer, a count clock (fBRG) is generated.

## 11.1.2 Configuration

The following shows the block diagram of interval timer BRG.




Figure 11-1. Block Diagram of Interval Timer BRG

## (1) Clock control

The clock control controls supply/stop of the operation clock of interval timer BRG.

#### (2) 3-bit prescaler

The 3-bit prescaler divides fx to generate fx/2, fx/4, and fx/8.

#### (3) Selector

The selector selects the count clock (fBGCS) for interval timer BRG from fx, fx/2, fx/4, and fx/8.

## (4) 8-bit counter

The 8-bit counter counts the count clock (fBGCS).

## (5) Output control

The output control controls supply of the count clock (fbrg) for the watch timer.

## (6) PRSCM register

The PRSCM register is an 8-bit compare register that sets the interval time.

## (7) PRSM register

The PRSM register controls the operation of interval timer BRG, the selector, and clock supply to the watch timer.

# 11.1.3 Registers

Interval timer BRG includes the following registers.

## (1) Interval timer BRG mode register (PRSM)

PRSM controls the operation of interval timer BRG, selection of count clock, and clock supply to the watch timer.

This register can be read or written in 8-bit or 1-bit units.

After reset, PRSM is cleared to 00H.

# (2) Interval timer BRG compare register (PRSCM)

PRSCM is an 8-bit compare register. This register can be read or written in 8-bit units. After reset, PRSCM is cleared to 00H.

After re	set: 00H	R/W	Address: F	FFFF8B1H	1			
	7	6	5	4	3	2	1	0
PRSCM	PRSCM7	PRSCM6	PRSCM5	PRSCM4	PRSCM3	PRSCM2	PRSCM1	PRSCM0
	Caution	operatir	ng (PRSN		oit = 1).			er BRG is I register

#### 11.1.4 Operation

#### (1) Operation of interval timer BRG

Set the count clock by using the BGCS1 and BGCS0 bits of PRSM and the 8-bit compare value by using the PRSCM register.

When the PRSM.BGCE bit is set (1), interval timer BRG starts operating.

Each time the count value of the 8-bit counter and the set value in the PRSCM register match, an interrupt request signal (INTBRG) is generated. At the same time, the 8-bit counter is cleared to 00H and counting is continued.

The interval time can be obtained from the following equation.

Interval time =  $2^m \times N/fx$ 

- **Remark** m: Division value (set values of BGCS1 and BGCS0 bits) = 0 to 3
  - N: Set value in PRSCM register = 1 to 256 (when the set value in the PRSCM register is 00H, N = 256)
  - fx: Main clock oscillation frequency

#### (2) Count clock supply for watch timer

Set the count clock by using the BGCS1 and BGCS0 bits of PRSM and the 8-bit compare value by using the PRSCM register, so that the count clock frequency (fbrg) of the watch timer is 32.768 kHz. Set (1) the PRSM.TODIS bit at the same time.

When the PRSM.BGCE bit is set (1), fBRG is supplied to the watch timer.

fBRG is obtained from the following equation.

 $f_{BRG} = f_X/(2^{m+1} \times N)$ 

To set  $f_{BRG}$  to 32.768 kHz, perform the following calculation to set the BGCS1 and BGCS0 bits and the PRSCM register.

<1> Set N = fx/65,536 (round off the decimal) to set m = 0.

<2> If N is even, N = N/2 and m = m + 1

- <3> Repeat step <2> until N is even or m = 3
- <4> Set N to the PRSCM register and m to the BGCS1 and BGCS0 bits.

Example: When fx = 4.00 MHz

<1> N = 4,000,000/65,536 = 61 (round off the decimal), m = 0

- <2>, <3> Since N is odd, the values remain as N = 61, m = 0
- <4> The set value in the PRSCM register: 3DH (61), the set values in the BGCS1 and BGCS0 bits: 00
- Remark m: Divided value (set value in the BGCS1 and BGCS0 bits) = 0 to 3
  - N: Set value in PRSCM register = 1 to 256 (when the set value in the PRSCM register is 00H, N = 256)
  - fx: Main clock oscillation frequency

## 11.2 Watch Timer

# 11.2.1 Functions


The watch timer has the following functions.

- Watch timer: An interrupt request signal (INTWT) is generated at time intervals of 0.5 or 0.25 seconds by using the main clock or subclock.
- Interval timer: An interrupt request signal (INTWTI) is generated at the preset time interval.

The watch timer and interval timer functions can be used at the same time.

## 11.2.2 Configuration

The following shows the block diagram of the watch timer.





#### (1) 11-bit prescaler

The 11-bit prescaler generates a clock of fw/2<sup>4</sup> to fw/2<sup>11</sup> by dividing fw.

#### (2) 5-bit counter

The 5-bit counter generates the watch timer interrupt request signal (INTWT) at intervals of  $2^4$ /fw,  $2^5$ /fw,  $2^{13}$ /fw, or  $2^{14}$ /fw by counting fw or fw/ $2^9$ .

#### (3) Selectors

The watch timer has the following four selectors.

- Selector that selects the main clock (the clock from interval timer BRG (fbrg)) or the subclock (fxr) as the clock for the watch timer.
- Selector that selects fw or fw/29 as the count clock frequency of the 5-bit counter
- Selector that selects 2<sup>4</sup>/fw or 2<sup>13</sup>/fw, or 2<sup>5</sup>/fw or 2<sup>14</sup>/fw as the INTWT signal generation time interval.
- Selector that selects the generation time interval of the interval timer WT interrupt request signal (INTWTI) from 2<sup>4</sup>/fw to 2<sup>11</sup>/fw.

#### (4) 8-bit counter

The 8-bit counter counts the count clock (fBGCS).

#### (5) WTM register

The WTM register is an 8-bit register that controls the operation of the watch timer/interval timer WT and sets the interval of interrupt request signal generation.

## 11.2.3 Registers

The watch timer includes the following register.

#### (1) Watch timer operation mode register (WTM)

This register enables or disables the count clock and operation of the watch timer, sets the interval time of the 11-bit prescaler, controls the operation of the 5-bit counter, and sets the timer of watch timer interrupt request signal (INTWT) generation.

The WTM register can be read or written in 8-bit or 1-bit units.

After reset, WTM is cleared to 00H.

After re	set: 00H	R/W	Address:	FFFFF68	0H								
	7	6	5	4	3	2	<1>	<0>					
WTM	WTM7	WTM6	WTM5	WTM4	WTM3	WTM2	WTM1	WTM0					
	WTM7	WTM6	WTM5	WTM4 Selection of interval time of prescaler				scaler					
	0	0	0	0	2 <sup>4</sup> /fw (488 )								
	0	0	0	1	2 <sup>5</sup> /fw (977 )								
	0	0	1	0 2 <sup>6</sup> /fw (1.95 ms: fw = fxt)									
	0	0	1	1	2 <sup>7</sup> /fw (3.91								
	0	1	0	0	2 <sup>8</sup> /fw (7.81								
	0	1	0	1	2 <sup>9</sup> /fw (15.6								
	0	1	1	0	2 <sup>10</sup> /fw (31.3								
	0	1	1	1	2 <sup>11</sup> /fw (62.5								
	1	0	0	0	2 <sup>4</sup> /fw (488)								
	1	0	0	1	2 <sup>5</sup> /fw (977 )								
	1	0	1	0	2 <sup>6</sup> /fw (1.95		-						
		0		1	2 <sup>7</sup> /fw (3.91		-						
	1	1	0	0	2 <sup>8</sup> /fw (7.81								
	1	1	1	$\frac{1}{2^{9}/\text{fw}} (15.6 \text{ ms: fw} = f_{BRG})$ $\frac{2^{10}/\text{fw}}{31.3 \text{ ms: fw}} = f_{BRG}$									
	1	1	1		$\frac{1}{2^{11}/\text{fw}} = \frac{2^{11}}{(62.5 \text{ ms: fw} = \text{fBrg})}$								
	<u>'</u>	•	•	•	2 /10 (02.0	5 m3. m =	вкој						
	WTM7	WTM3	WTM2		Selection of	set time of	watch flag						
	0	0	0	2 <sup>14</sup> /fw (0	.5 s: fw = fxT)								
	0	0	1		.25 s: fw = fx								
	0	1	0		77 μs: fw = fxτ								
	0	1	1		38 μs: fw = fxτ								
	1	0	0		.5 s: fw = fbro								
	1	0	1		.25 s: fw = fв								
	1	1	0		77 $\mu$ S: fw = fBF								
	1	1	1										
	WTM1			Control o	f 5-bit counte	r operation	ı						
	0	Clear aft	er operatio	on stops									
	1	Start											
	WTMO			Watch	timer operatio	n enshle	Watch timer operation enable						
	WTM0 0	Ston one	aration (cle		timer operations timer and 5-		r)						

## Caution Rewrite the WTM2 to WTM7 bits while both the WTM0 and WTM1 bits are 0.

Remarks 1. fw: Watch timer clock frequency

2. Values in parentheses apply when fw = 32.768 kHz

## 11.2.4 Operation

## (1) Operation as watch timer

The watch timer generates an interrupt request at fixed time intervals. The watch timer operates using time intervals of 0.25 or 0.5 seconds with the subclock (32.768 kHz).

The count operation starts when the WTM.WTM0 and WTM.WTM1 bits are set to 11. When these bits are cleared to 00, the 10-bit prescaler and 5-bit counter are cleared and the count operation stops.

The 5-bit counter can be cleared to synchronize the time by clearing the WTM1 bit to 0 when the watch timer and interval timer WT operate simultaneously. At this time, an error of up to 15.6 ms may occur in the watch timer, but interval timer WT is not affected.

## (2) Operation as interval timer

The watch timer can also be used as an interval timer that repeatedly generates an interrupt request signal (INTWTI) at intervals specified by a count value set in advance.

The interval time can be selected by the WTM.WTM4 to WTM.WTM7 bits.

WTM7	WTM6	WTM5	WTM4		Interval Time
0	0	0	0	$2^4 \times 1/f_W$	488 $\mu$ s (operating at fw = f <sub>XT</sub> = 32.768 kHz)
0	0	0	1	$2^{5} \times 1/fw$	977 $\mu$ s (operating at fw = f <sub>XT</sub> = 32.768 kHz)
0	0	1	0	$2^6 \times 1/fw$	1.95 ms (operating at $f_W = f_{XT} = 32.768 \text{ kHz}$ )
0	0	1	1	$2^7 \times 1/fw$	3.91 ms (operating at fw = $f_{XT}$ = 32.768 kHz)
0	1	0	0	$2^8 \times 1/f_W$	7.81 ms (operating at $f_W = f_{XT} = 32.768 \text{ kHz}$ )
0	1	0	1	$2^9 \times 1/fw$	15.6 ms (operating at $f_W = f_{XT} = 32.768 \text{ kHz}$ )
0	1	1	0	$2^{10} \times 1/fw$	31.3 ms (operating at $f_W = f_{XT} = 32.768 \text{ kHz}$ )
0	1	1	1	$2^{11} \times 1/f_W$	62.5 ms (operating at $f_W = f_{XT} = 32.768 \text{ kHz}$ )
1	0	0	0	$2^4 \times 1/f_W$	488 $\mu$ s (operating at fw = f <sub>BRG</sub> = 32.768 kHz)
1	0	0	1	$2^{5} \times 1/fw$	977 $\mu$ s (operating at fw = f <sub>BRG</sub> = 32.768 kHz)
1	0	1	0	$2^6 \times 1/f_W$	1.95 ms (operating at $f_W = f_{BRG} = 32.768 \text{ kHz}$ )
1	0	1	1	$2^7 \times 1/fw$	3.91 ms (operating at $f_{W} = f_{BRG} = 32.768 \text{ kHz}$ )
1	1	0	0	$2^8 \times 1/f_W$	7.81 ms (operating at fw = fBRG = 32.768 kHz)
1	1	0	1	$2^9 \times 1/fw$	15.6 ms (operating at fw = fBRG = 32.768 kHz)
1	1	1	0	$2^{10} \times 1/fw$	31.3 ms (operating at fw = fBRG = 32.768 kHz)
1	1	1	1	$2^{11}  imes 1/fw$	62.5 ms (operating at fw = $f_{BRG}$ = 32.768 kHz)

## Table 11-1. Interval Time of Interval Timer

**Remark** fw: Watch timer clock frequency





Figure 11-3. Operation Timing of Watch Timer/Interval Timer

## 11.3 Cautions

#### (1) Operation as watch timer

Some time is required before the first watch timer interrupt request (INTWT) is generated after operation is enabled (WTM.WTM1 and WTM.WTM0 bits = 11).

# Figure 11-4. Example of Generation of Watch Timer Interrupt Request (INTWT) (When Interrupt Period = 0.5 s)



#### (2) When watch timer and interval timer BRG operate simultaneously

When using the subclock as the count clock for the watch timer, the interval time of interval timer BRG can be set to any value. Changing the interval time does not affect the watch timer (before changing the interval time, stop operation).

When using the main clock as the count clock for the watch timer, set the interval time of interval timer BRG to approximately 65,536 Hz. Do not change this value.

#### (3) When interval timer BRG and interval timer WT operate simultaneously

When using the subclock as the count clock for interval timer WT, the interval times of interval timers BRG and WT can be set to any values. They can also be changed later (before changing the value, stop operation). When using the main clock as the count clock for interval timer WT, the interval time of interval timer BRG can be set to any value, but cannot be changed later (it can be changed only when interval timer WT stops operation). The interval time of interval timer WT can be set to  $\times 2^5$  to  $\times 2^{12}$  of the set value of interval timer BRG. It can also be changed later.

#### (4) When watch timer and interval timer WT operate simultaneously

The interval time of interval timer WT can be set to a value between 488  $\mu$ s and 62.5 ms. It cannot be changed later.

Do not stop interval timer WT (clear (0) the WTM.WTM0 bit) while the watch timer is operating. If the WTM0 bit is set (1) after it had been cleared (0), the watch timer will have a discrepancy of up to 0.5 or 0.25 seconds.

#### (5) When watch timer, interval timer BRG, and interval timer WT operate simultaneously

When using the subclock as the count clock for the watch timer, the interval times of interval timers BRG and WT can be set to any values. The interval time of interval timer BRG can be changed later (before changing the value, stop operation).

When using the main clock as the count clock for the watch timer, set the interval time of interval timer BRG to approximately 65,536 Hz. It cannot be changed later. The interval time of interval timer WT can be set to a value between 488  $\mu$ s and 62.5 ms. It cannot be changed later.

Do not stop interval timer BRG (clear (0) the PRSM.BGCE bit) or interval timer WT (clear (0) the WTM.WTM0 bit) while the watch timer is operating.

# CHAPTER 12 WATCHDOG TIMER FUNCTIONS

# 12.1 Watchdog Timer 1

## 12.1.1 Functions

Watchdog timer 1 has the following operation modes.

- Watchdog timer
- Interval timer

The following functions are realized from the above-listed operation modes.

- Generation of non-maskable interrupt request signal (INTWDT1) upon overflow of watchdog timer 1<sup>Note</sup>
- · Generation of system reset signal (WDTRES1) upon overflow of watchdog timer 1
- Generation of maskable interrupt request signal (INTWDTM1) upon overflow of interval timer
- **Note** For non-maskable interrupt servicing due to non-maskable interrupt request signal (INTWDT1, INTWDT2), refer to **20.10 Cautions**.
- **Remark** Select whether to use watchdog timer 1 in the watchdog timer 1 mode or the interval timer mode with the WDTM1 register.




Figure 12-1. Block Diagram of Watchdog Timer 1

# 12.1.2 Configuration

Watchdog timer 1 consists of the following hardware.

#### Table 12-1. Configuration of Watchdog Timer 1

Item	Configuration
Control register	Watchdog timer clock selection register (WDCS) Watchdog timer mode register 1 (WDTM1)

## 12.1.3 Registers

The registers that control watchdog timer 1 are as follows.

- Watchdog timer clock selection register (WDCS)
- Watchdog timer mode register 1 (WDTM1)

## (1) Watchdog timer clock selection register (WDCS)

This register sets the overflow time of watchdog timer 1 and the interval timer. The WDCS register can be read or written in 8-bit or 1-bit units. After reset, WDCS is cleared to 00H.

	7	6	5	4	3	2	1	0		
WDCS	0	0	0	0	0	WDCS2	WDCS1	WDCS0		
	WDCS2	WDCS1	WDCS0	Overflow	v time of v	time of watchdog timer 1/interval timer				
						fxw				
					4 MH	4 MHz 5 MHz		10 MHz		
	0	0	0	2 <sup>13</sup> /fxw	2.048	2.048 ms 1.63		0.819 ms		
	0	0	1	2 <sup>14</sup> /fxw	4.096	4.096 ms 3.2		1.638 ms		
	0	1	0	2 <sup>15</sup> /fxw	8.192	ms 6.5	54 ms	3.277 ms		
	0	1	1	2 <sup>16</sup> /fxw	16.38	16.38 ms 13.		6.554 ms		
	1	0	0	2 <sup>17</sup> /fxw	32.77	32.77 ms 26.2		13.11 ms		
	1	0	1	2 <sup>18</sup> /fxw	65.54	ms 52.	43 ms	26.2 ms		
	1	1	0	2 <sup>19</sup> /fxw	131.1	ms 104	4.9 ms	52.43 ms		
	1	1	1	2 <sup>21</sup> /fxw	524.3	ms 419	9.4 ms	209.7 ms		

# (2) Watchdog timer mode register 1 (WDTM1)

This register sets the watchdog timer 1 operation mode and enables/disables count operations. This register is a special register that can be written only in a special sequence (refer to **3.4.7 Special registers**).

The WDTM1 register can be read or written in 8-bit or 1-bit units.

After reset, WDTM1 is cleared to 00H.

# Caution When the main clock is stopped and the CPU is operating on the subclock, do not access the WDTM1 register using an access method that causes a wait. For details, refer to 3.4.8 (2).

After re	eset: 00H	R/W	Address:	FFFF6C2	H						
	<7>	6	5	4	3	2	1	0			
WDTM1	RUN1	0	0	WDTM14	WDTM13	0	0	0			
		I									
	RUN1		Selection of operation mode of watchdog timer 1 <sup>Note 1</sup>								
	0	Stop cour	Stop counting								
	1	Clear cou	Clear counter and start counting								
		1									
	WDTM14	WDTM13	TM13         Selection of operation mode of watchdog timer 1 <sup>Note 2</sup>								
	0	0									
	0	1	(Upon o	(Upon overflow, maskable interrupt INTWDTM1 is generated.)							
	1	0	Watchdog timer mode 1 <sup>Note 3</sup> (Upon overflow, non-maskable interrupt INTWDT1 is generated.)								
	1	1	Watchdog timer mode 2 (Upon overflow, reset operation WDTRES1 is started.)								
<ol> <li>Once the can be cle</li> <li>For non-r</li> </ol>	, when cou	inting is st and WDT by reset. nterrupt s	arted, it M14 bits	cannot be s are set (to	stopped ex o 1), they c	cept rese annot be	et. cleared	. , .			

#### 12.1.4 Operation

#### (1) Operation as watchdog timer 1

Watchdog timer 1 operation to detect a program loop is selected by setting the WDTM1.WDTM14 bit to 1. The count clock (program loop detection time interval) of watchdog timer 1 can be selected using the WDCS.WDCS0 to WDCS.WDCS2 bits. The count operation is started by setting the WDTM1.RUN1 bit to 1. When, after the count operation is started, the RUN1 bit is again set to 1 within the set program loop detection time interval, watchdog timer 1 is cleared and the count operation starts again.

If the program loop detection time is exceeded without RUN1 bit being set to 1, reset signal (WDTRES1) through the value of the WDTM1.WDTM13 bit or a non-maskable interrupt request signal (INTWDT1) is generated.

The count operation of watchdog timer 1 stops in the STOP mode and IDLE mode. Set the RUN1 bit to 1 before the STOP mode or IDLE mode is entered in order to clear watchdog timer 1.

Because watchdog timer 1 operates in the HALT mode, make sure that an overflow will not occur during HALT.

# Cautions 1. When the subclock is selected for the CPU clock, the count operation of watchdog timer 1 is stopped (the value of watchdog timer 1 is maintained).

2. For non-maskable interrupt servicing due to the INTWDT1 signal, refer to 20.10 Cautions.

Clock	Program Loop Detection Time									
	fxw = 4 MHz	fxw = 5 MHz	fxw = 10 MHz							
2 <sup>13</sup> /fxw	2.048 ms	1.638 ms	0.819 ms							
2 <sup>14</sup> /fxw	4.096 ms	3.277 ms	1.683 ms							
2 <sup>15</sup> /fxw	8.192 ms	6.554 ms	3.277 ms							
2 <sup>16</sup> /fxw	16.38 ms	13.11 ms	6.554 ms							
2 <sup>17</sup> /fxw	32.77 ms	26.21 ms	13.11 ms							
2 <sup>18</sup> /fxw	65.54 ms	52.43 ms	26.21 ms							
2 <sup>19</sup> /fxw	131.1 ms	104.9 ms	52.43 ms							
2 <sup>21</sup> /fxw	524.3 ms	419.4 ms	209.7 ms							

Table 12-2. Program Loop Detection Time of Watchdog Timer 1

**Remark** fxw = fx: Watchdog timer 1 clock frequency

# (2) Operation as interval timer

Watchdog timer 1 can be made to operate as an interval timer that repeatedly generates interrupts using the count value set in advance as the interval, by clearing the WDTM1.WDTM14 bit to 0.

When watchdog timer 1 operates as an interval timer, the interrupt mask flag (WDTMK) and priority specification flags (WDTPR0 to WDTPR2) of the WDTIC register are valid and maskable interrupt request signals (INTWDTM1) can be generated. The default priority of the INTWDTM1 signal is set to the highest level among the maskable interrupt request signals.

The interval timer continues to operate in the HALT mode, but it stops operating in the STOP mode and the IDLE mode.

- Cautions 1. Once the WDTM14 bit is set to 1 (thereby selecting the watchdog timer 1 mode), the interval timer mode is not entered as long as reset is not performed.
  - 2. When the subclock is selected for the CPU clock, the count operation of the watchdog timer 1 stops (the value of the watchdog timer is maintained).

Clock		Interval Time									
	fxw = 4 MHz	fxw = 5 MHz	fxw = 10 MHz								
2 <sup>13</sup> /fxw	2.048 ms	1.638 ms	0.819 ms								
2 <sup>14</sup> /fxw	4.096 ms	3.277 ms	1.638 ms								
2 <sup>15</sup> /fxw	8.192 ms	6.554 ms	3.277 ms								
2 <sup>16</sup> /fxw	16.38 ms	13.11 ms	6.554 ms								
2 <sup>17</sup> /fxw	32.77 ms	26.21 ms	13.11 ms								
2 <sup>18</sup> /fxw	65.54 ms	52.43 ms	26.21 ms								
2 <sup>19</sup> /fxw	131.1 ms	104.9 ms	52.43 ms								
2 <sup>21</sup> /fxw	524.3 ms	419.4 ms	209.7 ms								

Table 12-3. Interval Time of Interval Timer

**Remark** fxw = fx: Watchdog timer 1 clock frequency

# 12.2 Watchdog Timer 2

#### 12.2.1 Functions

Watchdog timer 2 has the following functions.

- Default start watchdog timer<sup>Note 1</sup>
  - $\rightarrow$  Reset mode: Reset operation upon overflow of watchdog timer 2 (generation of WDTRES2 signal)
  - → Non-maskable interrupt request mode: NMI operation upon overflow of watchdog timer 2 (generation of INTWDT2 signal)<sup>Note 2</sup>
- Input selectable from main clock and subclock as the source clock
  - Notes 1. Watchdog timer 2 automatically starts in the reset mode following reset release. When watchdog timer 2 is not used, either stop its operation before reset is executed through this function, or clear once watchdog timer 2 and stop it within the next interval time. Also, write to the WDTM2 register for verification purposes only once, even if the default settings (reset mode, interval time: fxx/2<sup>25</sup>) need not be changed.
    - 2. For non-maskable interrupt servicing due to a non-maskable interrupt request signal (INTWDT2), refer to 20.10 Cautions.




Figure 12-2. Block Diagram of Watchdog Timer 2

#### 12.2.2 Configuration

Watchdog timer 2 consists of the following hardware.

#### Table 12-4. Configuration of Watchdog Timer 2

Item	Configuration
Control register	Watchdog timer mode register 2 (WDTM2)
	Watchdog timer enable register (WDTE)

#### 12.2.3 Registers

#### (1) Watchdog timer mode register 2 (WDTM2)

This register sets the overflow time and operation clock of watchdog timer 2.

The WDTM2 register can be read or written in 8-bit units. This register can be read any number of times, but it can be written only once following reset release.

After reset, WDTM2 is set to 67H.

# Caution When the main clock is stopped and the CPU is operating on the subclock, do not access the WDTM2 register using an access method that causes a wait. For details, refer to 3.4.8 (2).

WDTM2	0	6 WDM21	5 WDM20	4 WDCS24	3 WDCS23	2 WDCS22	WDCS21	0 WDCS20	
	WDM21	DM21 WDM20 Selection of operation mode of watchdog timer 2							
	0	0	Stops ope	eration					
	0	1	Non-mask	able interru	pt request	mode (gen	eration of I	NTWDT2)	
	1	_	Reset mo	de (genera	tion of WD <sup>.</sup>	TRES2)			

3. If the WDTM2 register is written twice after a reset, an overflow signal is forcibly output.

WDCS24	WDCS23	WDCS22	WDCS21	WDCS20	Selected Clock	fxx = 20 MHz	fxx = 16 MHz	fxx = 10 MHz	
0	0	0	0	0	2 <sup>18</sup> /fxx	13.1 ms	16.4 ms	26.2 ms	
0	0	0	0	1	2 <sup>19</sup> /fxx	26.2 ms	32.8 ms	52.4 ms	
0	0	0	1	0	2 <sup>20</sup> /fxx	52.4 ms	65.5 ms	104.9 ms	
0	0	0	1	1	2 <sup>21</sup> /fxx	104.9 ms	131.1 ms	209.7 ms	
0	0	1	0	0	2 <sup>22</sup> /fxx	209.7 ms	262.1 ms	419.4 ms	
0	0	1	0	1	2 <sup>23</sup> /fxx	419.4 ms	524.3 ms	838.9 ms	
0	0	1	1	0	2 <sup>24</sup> /fxx	838.9 ms	1048.6 ms	1677.7 ms	
0	0	1	1	1	2 <sup>25</sup> /fxx	1677.7 ms	2097.2 ms	3355.4 ms	
0	1	0	0	0	2 <sup>9</sup> /fхт	15.625 ms (f <sub>xT</sub> = 32.768 kHz)			
0	1	0	0	1	2 <sup>10</sup> /fxT	31.25 ms (fxt =	32.768 kHz)		
0	1	0	1	0	2 <sup>11</sup> /fxT	62.5 ms (fxt = 3	2.768 kHz)		
0	1	0	1	1	2 <sup>12</sup> /fxT	125 ms (fxt = 32	2.768 kHz)		
0	1	1	0	0	2 <sup>13</sup> /fxT	250 ms (fxt = 32	2.768 kHz)		
0	1	1	0	1	2 <sup>14</sup> /fxT	500 ms (fxr = 32	500 ms (f <sub>XT</sub> = 32.768 kHz)		
0	1	1	1	0	2 <sup>15</sup> /fxT	1000 ms (fxt = 3	32.768 kHz)		
0	1	1	1	1	2 <sup>16</sup> /fxT	2000 ms (fxt = 3	32.768 kHz)		
1	×	×	×	×	Operation stoppe	ed			

# Table 12-5. Watchdog Timer 2 Clock Selection

# (2) Watchdog timer enable register (WDTE)

The counter of watchdog timer 2 is cleared and counting restarted by writing "ACH" to the WDTE register. The WDTE register can be read or written in 8-bit units. After reset, WDTE is set to 9AH.

	After rese	et: 9AH	R/W	Address: F	FFFF6D1I	ł				
	_	7	6	5	4	3	2	1	0	
١	NDTE									
2.	forcibly When a overflov	output. 1-bit n v signal d value o	nemory is forcibl	manipula y output.	tion inst	ruction is	s execute	ed for th	e WDTE	low signal is register, an written value

#### 12.2.4 Operation

Watchdog timer 2 automatically starts in the reset mode following reset release.

The WDTM2 register can be written to only once following reset through byte access. To use watchdog timer 2, write the operation mode and the interval time to the WDTM2 register using 8-bit memory manipulation instructions. After this is done, the operation of watchdog timer 2 cannot be stopped.

The watchdog timer 2 program loop detection time interval can be selected by the WDTM2.WDCS24 to WDTM2.WDCS20 bits. Writing ACH to the WDTE register clears the counter of watchdog timer 2 and starts the count operation again. After the count operation starts, write ACH to the WDTE register within the set program loop detection time interval.

If the program loop detection time is exceeded without ACH being written to the WDTE register, a reset signal (WDTRES2) or non-maskable interrupt request signal (INTWDT2) is generated depending on the set value of the WDTM2.WDM21 and WDTM2.WDM20 bits.

To not use watchdog timer 2, write 1FH to the WDTM2 register.

For non-maskable interrupt servicing when the non-maskable interrupt request mode is set, refer to **20.10** Cautions.

If the main clock is selected as the source clock of watchdog timer 2, the watchdog timer stops operation in the IDLE/STOP mode. Therefore, clear watchdog timer 2 by writing ACH to the WDTE register before the IDLE/STOP mode is set.

Because watchdog timer 2 operates in the HALT mode or when the subclock is selected as its source clock in the IDLE/STOP mode, exercise care that the timer does not overflow in the HALT mode.

# CHAPTER 13 REAL-TIME OUTPUT FUNCTION (RTO)

# 13.1 Function

The real-time output function (RTO) transfers preset data to the RTBL0 and RTBH0 registers, and then transfers this data with hardware to an external device via the real-time output latches, upon occurrence of a timer interrupt. The pins through which the data is output to an external device constitute a port called a real-time output port.

Because RTO can output signal without jitter, it is suitable for controlling a stepping motor.

In the V850ES/KG1, one 6-bit real-time output port channel is provided.

The real-time output port can be set in the port mode or real-time output port mode in 1-bit units. The block diagram of RTO is shown below.




Figure 13-1. Block Diagram of RTO

# 13.2 Configuration

RTO consists of the following hardware.

# Table 13-1. Configuration of RTO

Item	Configuration					
Registers	Real-time output buffer register 0 (RTBL0, RTBH0)					
Control registers	Real-time output port mode register 0 (RTPM0) Real-time output port control register 0 (RTPC0)					

# (1) Real-time output buffer register 0 (RTBL0, RTBH0)

RTBL0 and RTBH0 are 4-bit registers that hold output data in advance.

These registers are mapped to independent addresses in the peripheral I/O register area.

They can be read or written in 8-bit or 1-bit units.

If an operation mode of 4 bits  $\times$  1 channel or 2 bits  $\times$  1 channel is specified (RTPC0.BYTE0 bit = 0), data can be individually set to the RTBL0 and RTBH0 registers. The data of both these registers can be read at once by specifying the address of either of these registers.

If an operation mode of 6 bits  $\times$  1 channel is specified (BYTE0 bit = 1), 8-bit data can be set to both the RTBL0 and RTBH0 registers by writing the data to either of these registers. Moreover, the data of both these registers can be read at once by specifying the address of either of these registers.

Table 13-2 shows the operation when the RTBL0 and RTBH0 registers are manipulated.

7	6 5	4	3	2	1	0
			RTBL03	RTBL02	RTBL01	RTBL00
0	0 RTBH05	5 RTBH04				
2. When subclo	the main clo ck, do not a	ck is sto <sub>l</sub> ccess the	oped and RTBL0 a	the CPU	J is oper 10 registe	ating on <sup>-</sup> ers using
,	wr th cł	iting to bits e main clo k, do not ac	iting to bits 6 and 7 o e main clock is stop c, do not access the	RTBH05 RTBH04 iting to bits 6 and 7 of the RTE e main clock is stopped and c, do not access the RTBL0 a	RTBH05 RTBH04 iting to bits 6 and 7 of the RTBH0 regist e main clock is stopped and the CPU c, do not access the RTBL0 and RTBH	

Operation Mode	Register to Be	Re	ad	Write		
	Manipulated	Higher 4 bits	Lower 4 bits	Higher 4 bits	Lower 4 bits	
4 bits $\times$ 1 channel, 2 bits $\times$	RTBL0	RTBH0	RTBL0	Invalid	RTBL0	
1 channel	RTBH0	RTBH0	RTBL0	RTBH0	Invalid	
6 bits $\times$ 1 channel	RTBL0	RTBH0	RTBL0	RTBH0	RTBL0	
	RTBH0	RTBH0	RTBL0	RTBH0	RTBL0	

# Table 13-2. Operation During Manipulation of RTBL0 and RTBH0 Registers

**Note** After setting the real-time output port, set output data to the RTBL0 and RTBH0 registers by the time a real-time output trigger is generated.

# 13.3 Registers

RTO is controlled using the following two types of registers.

- Real-time output port mode register 0 (RTPM0)
- Real-time output port control register 0 (RTPC0)

# (1) Real-time output port mode register 0 (RTPM0)

This register selects the real-time output port mode or port mode in 1-bit units. The RTPM0 register can be read or written in 8-bit or 1-bit units. After reset, RTPM0 is cleared to 00H.

After res	et: 00H	R/W	Address: F	FFFF6E4H	I				
	7	6	5	4	3	2	1	0	
RTPM0	0	0	RTPM05	RTPM04	RTPM03	RTPM02	RTPM01	RTPM00	
	RTPM0m Control of real-time output port (m = 0 to 5)								
	0	Real-time	e output dis	abled					
	1	Real-time	e output ena	abled					
Caution	<ul> <li>Cautions 1. To reflect real-time output signals (RTPOUT00 to RTPOUT05) to the pins (RTP00 to RTP05), set them to the real-time output port with the PMC5 and PFC5 registers.</li> <li>2. By enabling real-time output operation (RTPC0.RTPOE0 bit = 1), the bits</li> </ul>								
	specified as real-time output enabled perform real-time output, and the bits specified as real-time output disabled output 0. 3. If real-time output is disabled (RTPOE0 bit = 0), real-time output signals								
			-		•			•	0 register

# (2) Real-time output port control register 0 (RTPC0)

RTPC0 are registers used to set the operation mode and output trigger of the real-time output port.

The relationship between the operation mode and output trigger of the real-time output port is as shown in Table 13-3.

The RTPC0 register can be read or written in 8-bit or 1-bit units.

After reset, RTPC0 is cleared to 00H.

After res	et: 00H	R/W	Address: F	FFFF6E5H						
	<7>	6	5	4	3	2	1	0		
RTPC0	RTPOE0	RTPEG0	BYTE0	EXTR0 <sup>Note 1</sup>	0	0	0	0		
	RTPOE0		C	Control of real	-time out	put operatio	on			
	0	Disables o	ables operation <sup>Note 2</sup>							
	1	Enables o	ables operation							
	RTPEG0			Valid edge	of INTTN	1000 signal				
	0	Falling edg	alling edge <sup>Note 3</sup>							
	1	Rising edg	ising edge							
	BYTE0	S	pecificatio	n of channel	configura	ation for rea	I-time outp	ut		
	0	4 bits $\times$ 1 o	channel, 2	$bits \times 1$ char	inel					
	1	6 bits $\times$ 1 o	channel							
:	<ol> <li>When signal</li> <li>The I</li> </ol>	real-time Is (RTPOL	e output JT00 to F signal is	RTPOUT05)	s disab all outp	ut 0.			-time output 1 with 16-bit	
Caution		m the se E0 bit = 0	-	or the RTP	EG0, B	YTE0, an	d EXTR0	bits only	y when the	

# Table 13-3. Operation Modes and Output Triggers of Real-Time Output Port

BYTE0	EXTR0	Operation Mode	RTBH0 (RTP04, RTP05)	RTBL0 (RTP00 to RTP03)
0	0	4 bits $\times$ 1 channel,	INTTM51	INTTM50
	1	2 bits $\times$ 1 channel	INTTM50	INTTM000
1	0	6 bits $\times$ 1 channel	INTTM50	
	1		INTTM000	

# 13.4 Operation

If the real-time output operation is enabled by setting the RTPC0.RTPOE0 bit to 1, the data of the RTBH0 and RTBL0 registers is transferred to the real-time output latch in synchronization with the generation of the selected transfer trigger (set by the RTPC0.EXTR0 and RTPC0.BYTE0 bits). Of the transferred data, only the data of the bits specified as real-time output enabled by the RTPM0 register is output from bits RTPOUT00 to RTPOUT05. The bits specified as real-time output disabled by the RTPM0 register output 0.

If the real-time output operation is disabled by clearing the RTPOE0 bit to 0, the RTPOUT00 to RTPOUT05 signals output 0 regardless of the setting of the RTPM0 register.




Figure 13-2. Example of Operation Timing (When EXTR0 Bit = 0, BYTE0 Bit = 0)

Remark For the operation during standby, refer to CHAPTER 22 STANDBY FUNCTION.

# 13.5 Usage

- (1) Disable real-time output. Clear the RTPC0.RTPOE0 bit to 0.
- (2) Perform initialization as follows.
  - Specify the real-time output port mode or port mode in 1-bit units. Set the RTPM0 register.
  - Channel configuration: Select the trigger and valid edge. Set the RTPC0.EXTR0, RTPC0.BYTE0, and RTPC0.RTPEG0 bits.
  - Set the initial values to the RTBH0 and RTBL0 registers<sup>Note 1</sup>.
- (3) Enable real-time output. Set the RTPOE0 bit to 1.
- (4) Set the next output value to the RTBH0 and RTBL0 registers by the time the selected transfer trigger is generated<sup>Note 2</sup>.
- (5) Set the next real-time output value to the RTBH0 and RTBL0 registers through interrupt servicing corresponding to the selected trigger.
- **Notes 1.** If write to the RTBH0 and RTBL0 registers is performed when the RTPOE0 bit = 0, that value is transferred to real-time output latches 0H and 0L, respectively.
  - 2. Even if write is performed to the RTBH0 and RTBL0 registers when the RTPOE0 bit = 1, data transfer to real-time output latches 0H and 0L is not performed.
- Caution To reflect the real-time output signals (RTPOUT00 to RTPOUT05) to the pins, set the real-time output ports (RTP00 to RTP05) with the PMC5 and PFC5 registers.

# 13.6 Cautions

- (1) Prevent the following conflicts by software.
  - Conflict between real-time output disable/enable switching (RTPOE0 bit) and selected real-time output trigger
  - Conflict between write to the RTBH0 and RTBL0 registers in the real-time output enabled status and the selected real-time output trigger.
- (2) Before performing initialization, disable real-time output (RTPOE0 bit = 0).
- (3) Once real-time output has been disabled (RTPOE0 bit = 0), be sure to initialize the RTBH0 and RTBL0 registers before enabling real-time output again (RTPOE0 bit =  $0 \rightarrow 1$ ).

# **13.7 Security Function**


A circuit that sets the pin outputs to high impedance as a security function for when malfunctions of a stepping motor controlled by RTO occur is provided on chip. It forcibly resets the pins allocated to RTP00 to RTP05 via external interrupt INTP0 pin edge detection, placing them in the high-impedance state.

The ports (P50 to P55 pins) placed in high impedance by INTPO<sup>Note 1</sup> pin is initialized<sup>Note 2</sup>, so settings for these ports must be performed again.

Notes 1. Regardless of the port settings, P50 to P55 pins are all placed in high impedance via INTP0.

- 2. The bits that are initialized are all the bits corresponding to P50 to P55 pins of the following registers.
  - P5 register
  - PM5 register
  - PMC5 register
  - PU5 register
  - PFC5 register
  - PF5 register

The block diagram of the security function is shown below.



# Figure 13-3. Block Diagram of Security Function

This function is set with the PLLCTL.RTOST0 bit.

# (1) PLL control register (PLLCTL)

The PLLCTL register is an 8-bit register that controls the RTO security function and PLL. This register can be read or written in 8-bit or 1-bit units. After reset, PLLCTL is set to 01H.

1 I	INTP0 pin	is not use	d as trigger trigger for	for secur	05 security fu rity function function			ENERATION
OSTO 0 I 1 I	INTP0 pin INTP0 pin on the SI	Contr is not use is used as	ol of RTP00 d as trigger s trigger for	) to RTP( for secur security f	05 security fu rity function function	Inction		
0   1   details c	INTP0 pin	is not use	d as trigger trigger for	for secur	rity function		LOCK GI	ENERATION
0   1   details c	INTP0 pin	is not use	d as trigger trigger for	for secur	rity function		LOCK G	ENERATION
1 I details o	INTP0 pin	is used as	trigger for	security f	unction	PTER 6 C	LOCK GI	ENERATION
details o	on the SI			,		PTER 6 C	LOCK GI	ENERATION
		ELPLL an	d PLLON	bits, ref	er to CHAP	PTER 6 C	LOCK GI	ENERATION
sele 2. To s plac func [Pro <1> <2>	ect the IN set aga cing the ction. ocedure Cancel RTOST Set the Set aga	NTP0 pin in the port m in higi to set po the sec 0 bit to 0. RTOST0 ain as rea	interrupt orts (P50 n impeda rts again urity fun bit to 1 ( il-time ou	edge de to P5 nce via ction ar only if re tput por	etection an 5 pins) as the INTP0 nd enable equired) rt.	nd then se real-time pin, first port set	et the RT( e output t cancel ting by	ports after the security clearing the
	plac fund (Pro <1> <2> <3>	placing the function. [Procedure <1> Cancel RTOST <2> Set the <3> Set aga	placing them in high function. [Procedure to set po <1> Cancel the sec RTOST0 bit to 0. <2> Set the RTOST0 <3> Set again as rea	placing them in high impeda function. [Procedure to set ports again] <1> Cancel the security func RTOST0 bit to 0. <2> Set the RTOST0 bit to 1 ( <3> Set again as real-time ou	<ul> <li>placing them in high impedance via function.</li> <li>[Procedure to set ports again]</li> <li>&lt;1&gt; Cancel the security function at RTOST0 bit to 0.</li> <li>&lt;2&gt; Set the RTOST0 bit to 1 (only if response)</li> <li>&lt;3&gt; Set again as real-time output point</li> </ul>	<ul> <li>placing them in high impedance via the INTPO function.</li> <li>[Procedure to set ports again]</li> <li>&lt;1&gt; Cancel the security function and enable RTOST0 bit to 0.</li> <li>&lt;2&gt; Set the RTOST0 bit to 1 (only if required)</li> <li>&lt;3&gt; Set again as real-time output port.</li> </ul>	<ul> <li>placing them in high impedance via the INTP0 pin, first function.</li> <li>[Procedure to set ports again]</li> <li>&lt;1&gt; Cancel the security function and enable port set RTOST0 bit to 0.</li> <li>&lt;2&gt; Set the RTOST0 bit to 1 (only if required)</li> <li>&lt;3&gt; Set again as real-time output port.</li> </ul>	<ul> <li>[Procedure to set ports again]</li> <li>&lt;1&gt; Cancel the security function and enable port setting by RTOST0 bit to 0.</li> <li>&lt;2&gt; Set the RTOST0 bit to 1 (only if required)</li> </ul>

# CHAPTER 14 A/D CONVERTER

# 14.1 Function

The A/D converter converts analog input signals into digital values with a resolution of 10 bits and has an 8channel (ANI0 to ANI7) configuration.

The A/D converter has the following functions.

#### (1) 10-bit resolution A/D conversion

1 analog input channel is selected from ANI0 to ANI7, and an A/D conversion operation with resolution of 10 bits is repeatedly executed. Every time A/D conversion is completed, an interrupt request signal (INTAD) is generated.

# (2) Power fail detection function

This is a function to detect low voltage in a battery. The results of A/D conversion (the value in the ADCRH register) and the PFT register are compared, and INTAD signal is generated only when the comparison conditions match.

# 14.2 Configuration

The A/D converter consists of the following hardware.




Figure 14-1. Block Diagram of A/D Converter

# Table 14-1. Registers of A/D Converter Used by Software

Item	Configuration
Registers	A/D conversion result register (ADCR) A/D conversion result register H (ADCRH): Only higher 8 bits can be read Power fail comparison threshold register (PFT) A/D converter mode register (ADM) Analog input channel specification register (ADS) Power fail comparison mode register (PFM)

#### (1) ANI0 to ANI7 pins

These are analog input pins for the 8 channels of the A/D converter. They are used to input analog signals to be converted into digital signals. Pins other than those selected as analog input by the ADS register can be used as input ports.

#### (2) Sample & hold circuit

The sample & hold circuit samples the analog input signals selected by the input circuit and sends the sampled data to the voltage comparator. This circuit holds the sampled analog input voltage during A/D conversion.

#### (3) Series resistor string

The series resistor string is connected between AVREF0 and AVss and generates a voltage for comparison with the analog input signal.

#### (4) Voltage comparator

The voltage comparator compares the value that is sampled and held with the output voltage of the series resistor string.

#### (5) Successive approximation register (SAR)

This register compares the sampled analog voltage value with the voltage value from the series resistor string, and converts the comparison result starting from the most significant bit (MSB).

When the least significant bit (LSB) has been converted to a digital value (end of A/D conversion), the contents of the SAR register are transferred to the ADCR register.

The SAR register cannot be read or written directly.

#### (6) A/D conversion result register (ADCR), A/D conversion result register H (ADCRH)

Each time A/D conversion ends, the conversion results are loaded from the successive approximation register and the results of A/D conversion are held in the higher 10 bits of this register (the lower 6 bits are fixed to 0).

#### (7) Controller

The controller compares the A/D conversion results (the value of the ADCRH register) with the value of the PFT register when A/D conversion ends or the power fail detection function is used. It generates INTAD signal only when the comparison conditions match.

#### (8) AVREFO pin

This is the analog power supply pin/reference voltage input pin of the A/D converter. Always use the same potential as the V<sub>DD</sub> pin even when not using the A/D converter.

The signals input to the ANI0 to ANI7 pins are converted into digital signals based on the voltage applied across AVREF0 and AVss.

#### (9) AVss pin

This is the ground potential pin of the A/D converter. Always use the same potential as the Vss pin even when not using the A/D converter.

#### (10) A/D converter mode register (ADM)

This register sets the conversion time of the analog input to be converted to a digital signal and the conversion operation start/stop.

# (11) Analog input channel specification register (ADS)

This register specifies the input port for the analog voltage to be converted to a digital signal.

#### (12) Power fail comparison mode register (PFM)

This register sets the power fail monitoring mode.

#### (13) Power fail comparison threshold register (PFT)

This register sets the threshold to be compared with the ADCR register.

# 14.3 Registers

The A/D converter is controlled by the following registers.

- A/D converter mode register (ADM)
- Analog input channel specification register (ADS)
- Power fail comparison mode register (PFM)
- Power fail comparison threshold register (PFT)
- A/D conversion result register, A/D conversion result register H (ADCR, ADCRH)

#### (1) A/D converter mode register (ADM)

This register sets the conversion time of the analog input signal to be converted into a digital signal as well as conversion start and stop.

The ADM register can be read or written in 8-bit or 1-bit units.

After reset, ADM is cleared to 00H.

After reset: 00HR/WAddress: FFFF200HADM $\overline{ADCS}$ 0 $\overline{FR2}$ $\overline{FR1}$ $\overline{FR0}$ 00 $\overline{ADCS2}$ ADM $\overline{ADCS}$ 0 $\overline{FR2}$ $\overline{FR1}$ $\overline{FR0}$ 00 $\overline{ADCS2}$ $\overline{ADCS}$ $\overline{Control of A/D conversion operation0\overline{Conversion operation stopped}1\overline{Conversion operation enabled}\overline{FR2}\overline{FR1}\overline{FR0}\overline{FR2}\overline{Conversion time^{Note 1}}\overline{fxx}\overline{Conversion time^{Note 1}}\overline{fxx}\overline{fxx}\overline{fxx}000288/fxx14.4 \mus18.0 \mus28.8 \mus001240/fxxSetting prohibited19.2 \mus010192/fxxSetting prohibitedSetting prohibited19.2 \mus011Setting prohibitedSetting prohibitedSetting prohibitedSetting prohibitedSetting prohibited101120/fxxSetting prohibitedSetting prohibitedSetting prohibitedSetting prohibited1101120/fxxSetting prohibitedSetting prohibitedSetting prohibitedSetting prohibited1101120/fxxSetting prohibitedSetting prohibitedSetting prohibited111Setting prohibitedSetting prohibitedSetting prohibitedSetting prohibited111Setting prohibitedSetting prohibitedSetting prohibitedSetting prohibited$
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$
ADCSControl of A/D conversion operation0Conversion operation stopped1Conversion operation enabledFR2FR1FR0Selection of conversion timefxxConversion time <sup>Note 1</sup> Conversion time <sup>Note 1</sup> 000288/fxx14.4 $\mu$ s18.0 $\mu$ s001240/fxxSetting prohibited01192/fxx01192/fxx011101010100110100110 </td
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$
$ \begin{array}{ c c c c c c } \hline 0 & Conversion operation stopped \\ \hline 1 & Conversion operation enabled \\ \hline \\ \hline \\ \hline \\ \hline \\ \hline \\ \hline \\ \hline \\ \hline \\ \hline \\ $
FR2FR1FR0Selection of conversion time $100$ $10$
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$
$20 \text{ MHz}$ $16 \text{ MHz}$ $10 \text{ MHz}$ 000 $288/\text{fxx}$ $14.4 \ \mu\text{s}$ $18.0 \ \mu\text{s}$ $28.8 \ \mu\text{s}$ 001 $240/\text{fxx}$ Setting prohibited $15.0 \ \mu\text{s}$ $24.0 \ \mu\text{s}$ 010 $192/\text{fxx}$ Setting prohibitedSetting prohibited $19.2 \ \mu\text{s}$ 011Setting prohibitedSetting prohibitedSetting prohibitedSetting prohibited100 $144/\text{fxx}$ Setting prohibitedSetting prohibitedSetting prohibited101 $120/\text{fxx}$ Setting prohibitedSetting prohibitedSetting prohibited101 $120/\text{fxx}$ Setting prohibitedSetting prohibitedSetting prohibited110 $96/\text{fxx}$ Setting prohibitedSetting prohibitedSetting prohibited
001 $240/f_{XX}$ Setting prohibited $15.0 \ \mu s$ $24.0 \ \mu s$ 010 $192/f_{XX}$ Setting prohibitedSetting prohibited $19.2 \ \mu s$ 011Setting prohibitedSetting prohibitedSetting prohibitedSetting prohibited100 $144/f_{XX}$ Setting prohibitedSetting prohibitedSetting prohibited101 $120/f_{XX}$ Setting prohibitedSetting prohibitedSetting prohibited101 $120/f_{XX}$ Setting prohibitedSetting prohibitedSetting prohibited110 $96/f_{XX}$ Setting prohibitedSetting prohibitedSetting prohibited
0       1       0       192/fxx       Setting prohibited       Setting prohibited       19.2 μs         0       1       1       Setting prohibited       Setting prohibited       Setting prohibited       Setting prohibited         1       0       0       144/fxx       Setting prohibited       Setting prohibited       Setting prohibited         1       0       1       120/fxx       Setting prohibited       Setting prohibited       Setting prohibited         1       0       1       120/fxx       Setting prohibited       Setting prohibited       Setting prohibited         1       1       0       96/fxx       Setting prohibited       Setting prohibited       Setting prohibited
0       1       1       Setting prohibited       Setting prohibited       Setting prohibited         1       0       0       144/fxx       Setting prohibited       Setting prohibited       14.4 μs         1       0       1       120/fxx       Setting prohibited       Setting prohibited       Setting prohibited         1       0       1       120/fxx       Setting prohibited       Setting prohibited       Setting prohibited         1       1       0       96/fxx       Setting prohibited       Setting prohibited       Setting prohibited
100144/fxxSetting prohibitedSetting prohibited14.4 μs101120/fxxSetting prohibitedSetting prohibitedSetting prohibited11096/fxxSetting prohibitedSetting prohibitedSetting prohibited
101120/fxxSetting prohibitedSetting prohibitedSetting prohibited11096/fxxSetting prohibitedSetting prohibitedSetting prohibited
1 1 0 96/fxx Setting prohibited Setting prohibited
1         1         Setting prohibited         Setting prohibited         Setting prohibited         Setting prohibited
Note 2
ADCS2 Control of reference voltage generator for boosting operation <sup>Note 2</sup>
0 Reference voltage generator operation stopped
1 Reference voltage generator operation stopped

# Cautions 1. Be sure to clear bits 6, 2, and 1 to 0.


- 2. Changing bits FR0 to FR2 while the ADCS bit = 1 is prohibited (write access to the ADM register is enabled and rewriting of bits FR0 to FR2 is prohibited).
- 3. When the main clock is stopped and the CPU is operating on the subclock, do not access the ADM register using an access method that causes a wait. For details, refer to 3.4.8 (2).

**Remark** fxx: Main clock frequency

ADCS	ADCS2	A/D Conversion Operation
0	0	Stopped status (DC power consumption path does not exist)
0	1	Conversion standby mode (only the reference voltage generator for boosting consumes power)
1	0	Conversion mode (reference voltage generator stops operation <sup>Note</sup> )
1	1	Conversion mode (reference voltage generator is operating)

# Table 14-2. Setting of ADCS Bit and ADCS2 Bit

**Note** The data obtained by the first conversion must not be used.



# Figure 14-2. Operation Sequence

# (2) Analog input channel specification register (ADS)

This register specifies the analog voltage input port for A/D conversion. The ADS register can be read or written in 8-bit units. After reset, ADS is cleared to 00H.

7         6         5         4         3         2         1           ADS         0         0         0         0         0         ADS2         ADS1           ADS2         ADS1         ADS0         Specification of analog input chann	ADSC
ADS2 ADS1 ADS0 Specification of analog input chann	
ADS2 ADS1 ADS0 Specification of analog input chann	
ADO2 ADO1 ADO0 Opecification of analog input chainin	el
0 0 0 ANIO	
0 0 1 ANI1	
0 1 0 ANI2	
0 1 1 ANI3	
1 0 0 ANI4	
1 0 1 ANI5	
1 1 0 ANI6	
1 1 1 ANI7	

# (3) A/D conversion result register, A/D conversion result register H (ADCR, ADCRH)

The ADCR and ADCRH registers store the A/D conversion results.

These registers are read-only, in 16-bit or 8-bit units. However, specify the ADCR register for 16-bit access, and the ADCRH register for 8-bit access. In the ADCR register, the 10 bits of conversion results are read in the higher 10 bits and 0 is read in the lower 6 bits. In the ADCRH register, the higher 8 bits of the conversion results are read.

After reset, these registers are undefined.

After re	eset: Unde	fined	R	Addres	s: FF	FFF2	04H									
	15 14	13	12 1 <sup>-</sup>	1 10	9	8	7	6	5	4	3	2	1	0		
ADCR	AD9 AD	8 AD7	AD6 A[	25 AD4	AD3	AD2	AD1	AD0	0	0	0	0	0	0	]	
ADCRH	eset: Unde	6	6	Addres	2	4	3	3	2			1 .D3		0	1	
	AD9		D8	AD7		D6	AL	D5	AD	J4	A	D3	A	D2	]	
	Caution	sub		do n	ot ac	ccess	s the	e AD	CR	and	AD	CRF	l reg	jister	ting on s using 2).	

The following shows the relationship between the analog input voltage input to the analog input pins (ANI0 to ANI7) and A/D conversion results (ADCR register).

SAR = INT 
$$\left(\frac{V_{IN}}{AV_{REF0}} \times 1024 + 0.5\right)$$
  
ADCR<sup>Note</sup> = SAR × 64

Or,

$$\begin{array}{ll} (SAR-0.5)\times & \frac{AV_{\mathsf{REF0}}}{1024} \leq \mathsf{V}_{\mathsf{IN}} < (SAR+0.5)\times & \frac{AV_{\mathsf{REF0}}}{1024} \\ \\ \mathsf{INT}(): & \mathsf{Function that returns the integer part of the value in parentheses} \\ \\ \mathsf{V}_{\mathsf{IN}}: & \mathsf{Analog input voltage} \\ \\ \mathsf{AV}_{\mathsf{REF0}}: & \mathsf{Voltage of } \mathsf{AV}_{\mathsf{REF0}} \mathsf{pin} \\ \\ \mathsf{ADCR}: & \mathsf{Value in the } \mathsf{ADCR register} \end{array}$$

Note The lower 6 bits of the ADCR register are fixed to 0.

The following shows the relationship between the analog input voltage and A/D conversion results.




Figure 14-3. Relationship Between Analog Input Voltage and A/D Conversion Results


#### (4) Power fail comparison mode register (PFM)

This register sets the power fail monitoring mode.

The PFM register compares the value in the PFT register with the value of the ADCRH register.

The PFM register can be read or written in 8-bit or 1-bit units.

After reset, PFM is cleared to 00H.



#### (5) Power fail comparison threshold register (PFT)

The PFT register sets the comparison value in the power fail comparison mode.

The 8-bit data set in the PFT register is compared with the value of the ADCRH register.

The PFT register can be read or written in 8-bit units.

After reset, PFT is cleared to 00H.

After rese	et: 00H	R/W A	ddress: FF	FFF203H					
PFT	7	6	5	4	3	2	1	0	
	Caution	do not a	ccess the		ster usir		-	-	he subclock, auses a wait.

# 14.4 Operation

#### 14.4.1 Basic operation

- <1> Select the channel whose analog signal is to be converted into a digital signal using the ADS register.
- <2> Set (1) the ADM.ADCS2 bit and wait 17  $\mu$ s (14  $\mu$ s when AVREF0  $\ge$  4.0 V) or longer.
- <3> Set the ADM.ADCS bit to 1 to start A/D conversion. (Steps <4> to <10> are executed by hardware.)
- <4> The sample & hold circuit samples the voltage input to the selected analog input channel.
- <5> After sampling for a specific time, the sample & hold circuit enters the hold status and holds the input analog voltage until it has been converted into a digital signal.
- <6> Set bit 9 of the successive approximation register (SAR). The tap selector sets the voltage tap of the series resistor string to (1/2) × AV<sub>REF0</sub>.
- <7> The voltage comparator compares the voltage difference between the voltage tap of the series resistor string and the analog input voltage. If the analog input voltage is greater than (1/2) × AVREF0, the MSB of the SAR register remains set. If the analog input voltage is less than (1/2) × AVREF0, the MSB is reset.
- <8> Next, bit 8 of the SAR register is automatically set and the next comparison starts. Depending on the value of bit 9 to which the result of the preceding comparison has been set, the voltage tap of the series resistor string is selected as follows.
  - Bit 9 = 1: (3/4) × AVREF0
  - Bit 9 = 0: (1/4) × AVREF0

The analog input voltage is compared with one of these voltage taps and bit 8 of the SAR register is manipulated as follows depending on the result of the comparison.

Analog input voltage  $\geq$  voltage tap: Bit 8 = 1

Analog input voltage  $\leq$  voltage tap: Bit 8 = 0

<9> The above steps are repeated until bit 0 of the SAR register has been manipulated.

- <10> When comparison of all 10 bits of the SAR register has been completed, the valid digital value remains in the SAR register, and the value of the SAR register is transferred and latched to the ADCR register. At the same time, an A/D conversion end interrupt request signal (INTAD) is generated.
- <11> Repeat steps <4> to <10> until the ADCS bit is cleared to 0.

For another A/D conversion, start at <3>. However, when operating the A/D converter with the ADCS2 bit cleared to 0, start at <2>.


# 14.4.2 A/D conversion operation

- Setting the ADM.ADCS bit to 1 starts conversion of the signal input to the channel specified by the ADS register. Upon completion of the conversion, the conversion result is stored in the ADCR register and a new conversion starts.
- If the ADM, ADS, PFT, or PFM register is written during conversion, conversion is interrupted and the conversion operation starts again from the beginning.
- If the ADCS bit is cleared to 0 during conversion, conversion is interrupted and the conversion operation is stopped.
- For whether or not the conversion end interrupt request signal (INTAD) is generated, refer to 14.4.3.

# 14.4.3 Power fail monitoring function

The conversion end interrupt request signal (INTAD) can be controlled as follows using the PFM and PFT registers.

- If the PFM.PFEN bit = 0, the INTAD signal is generated each time conversion ends.
- If the PFEN bit = 1 and the PFM.PFCM bit = 0, the conversion result and the value of the PFT register are compared when conversion ends, and the INTAD signal is output only if ADCRH ≥ PFT.
- If the PFEN and PFCM bits = 1, the conversion result and the value of the PFT register are compared when conversion ends and the INTAD signal is output only if ADCRH < PFT.
- Because, when the PFEN bit = 1, the conversion result is overwritten after the INTAD signal has been output, unless the conversion result is read by the time the next conversion ends, in some cases it may appear as if the actual operation differs from the operation described above (refer to **Figure 14-4**).



#### Figure 14-4. Power Fail Monitoring Function (PFCM Bit = 0)

The following describes how to set registers.

- When using the A/D converter for A/D conversion
  - <1> Set (1) the ADM.ADCS2 bit.
  - <2> Select the channel and conversion time by setting the ADS.ADS2 to ADS.ADS0 bits and the ADM.FR2 to ADM.FR0 bits.
  - <3> Set (1) the ADM.ADCS bit.
  - <4> Transfer the A/D conversion data to the ADCR register.
  - <5> An interrupt request signal (INTAD) is generated.

<Changing the channel>

- <6> Change the channel by setting the ADS2 to ADS0 bits.
- <7> Transfer the A/D conversion data to the ADCR register.
- <8> An interrupt request signal (INTAD) is generated.

<Ending A/D conversion>

- <9> Clear (0) the ADCS bit.
- <10> Clear (0) the ADCS2 bit.
- Cautions 1. The time taken from <1> to <3> must be 17  $\mu$ s (14  $\mu$ s when AVREF0  $\ge$  4.0 V) or longer.
  - 2. Steps <1> and <2> may be reversed.
  - 3. Step <1> may be omitted. However, if omitted, do not use the first conversion result after <3>.
  - 4. The time taken from <4> to <7> is different from the conversion time set by the FR2 to FR0 bits.

The time taken for <6> and <7> is the conversion time set by the FR2 to FR0 bits.

- When using the A/D converter for the power fail function
  - <1> Set (1) the PFM.PFEN bit.
  - <2> Set the power fail comparison conditions by using the PFM.PFCM bit.
  - <3> Set (1) the ADM.ADCS2 bit.
  - <4> Select the channel and conversion time by setting the ADS.ADS2 to ADS.ADS0 bits and the ADM.FR2 to ADM.FR0 bits.
  - <5> Set the threshold value in the PFT register.
  - <6> Set (1) the ADM.ADCS bit.
  - <7> Transfer the A/D conversion data to the ADCR register.
  - <8> Compare the ADCR register with the PFT register. An interrupt request signal (INTAD) is generated when the conditions match.
- <Changing the channel>
  - <9> Change the channel by setting the ADS2 to ADS0 bits.
  - <10> Transfer the A/D conversion data to the ADCR register.
  - <11> The ADCR register is compared with the PFT register. When the conditions match, an INTAD signal is generated.
- <Ending A/D conversion>
  - <12> Clear (0) the ADCS bit.
  - <13> Clear (0) the ADCS2 bit.


# 14.5 Cautions

# (1) Power consumption in standby mode

The operation of the A/D converter stops in the standby mode. At this time, the power consumption can be reduced by stopping the conversion operation (the ADM.ADCS bit = 0).

Figure 14-5 shows an example of how to reduce the power consumption in the standby mode.

# Figure 14-5. Example of How to Reduce Power Consumption in Standby Mode



# (2) Input range of ANI0 to ANI7 pins

Use the A/D converter with the ANI0 to ANI7 pin input voltages within the specified range. If a voltage of  $AV_{REF0}$  or higher or AVss or lower (even if within the absolute maximum ratings) is input to these pins, the conversion value of the channel is undefined. Also, this may affect the conversion value of other channels.

# (3) Conflicting operations

(a) Conflict between writing to the ADCR register and reading from ADCR register upon the end of conversion


Reading the ADCR register takes precedence. After the register has been read, a new conversion result is written to the ADCR register.

(b) Conflict between writing to the ADCR register and writing to the ADM register or writing to the ADS register upon the end of conversion

Writing to the ADM register or ADS register takes precedence. The ADCR register is not written, and neither is the conversion end interrupt request signal (INTAD) generated.

#### (4) Measures against noise

To keep a resolution of 10 bits, be aware of noise on the AVREF0 and ANI0 to ANI7 pins. The higher the output impedance of the analog input source, the greater the effect of noise. Therefore, it is recommended to connect external capacitors as shown in Figure 14-6 to reduce noise.



#### Figure 14-6. Handling of Analog Input Pins

#### (5) ANI0/P70 to ANI7/P77 pins

The analog input pins (ANI0 to ANI7) function alternately as input port pins (P70 to P77).

When performing A/D conversion by selecting any of the ANI0 to ANI7 pins, do not execute an input instruction to port 7 during conversion. This may decrease the conversion resolution.

If digital pulses are applied to the pin adjacent to the pin subject to A/D conversion, the value of the A/D conversion may differ from the expected value because of coupling noise. Therefore, do not apply pulses to the pin adjacent to the pin subject to A/D conversion.

#### (6) Input impedance of AVREFO pin

A series resistor string of tens of  $k\Omega$  is connected between the AV<sub>REF0</sub> pin and AV<sub>SS</sub> pin.

Therefore, if the output impedance of the reference voltage source is high, this will result in a series connection to the series resistor string between the AV<sub>REF0</sub> pin and AV<sub>SS</sub> pin, resulting in a large reference voltage error.


# (7) Interrupt request flag (ADIC.ADIF bit)

Even when the ADS register is changed, the ADIF bit is not cleared (0).

Therefore, if the analog input pin is changed during A/D conversion, the ADIF bit may be set (1) because A/D conversion of the previous analog input pin ends immediately before the ADS register is rewritten. In a such case, note that if the ADIF bit is read immediately after the ADS register has been rewritten, the ADIF bit is set (1) even though A/D conversion of the analog input pin after the change has not been completed.

When stopping A/D conversion once and resuming it, clear the ADIF bit (0) before resuming A/D conversion.





#### (8) Conversion results immediately after A/D conversion start

If the ADM.ADCS bit is set to 1 within 17  $\mu$ s (14  $\mu$ s when AVREF0  $\geq$  4.0 V) after the ADM.ADCS2 bit has been set to 1, or if the ADCS bit is set to 1 with the ADCS2 bit cleared to 0, the converted value immediately after the A/D conversion operation has started may not satisfy the rating. Take appropriate measures such as polling the A/D conversion end interrupt request signal (INTAD) and discarding the first conversion result.


# (9) Reading A/D conversion result register (ADCR)

When the ADM or ADS register has been written, the contents of the ADCR register may become undefined. When the conversion operation is complete, read the conversion results before writing to the ADM or ADS register. A correct conversion result may not be able to be read at a timing other than the above. When the CPU is operating on the subclock and main clock oscillation (fx) is stopped, do not read the ADCR register.

# (10) A/D converter sampling time and A/D conversion start delay time

The A/D converter sampling time differs depending on the set value of the ADM register. A delay time exists until actual sampling is started after A/D converter operation is enabled.

When using a set in which the A/D conversion time must be strictly observed, care is required for the contents shown in Figure 14-8 and Table 14-3.





# Table 14-3. A/D Converter Sampling Time and A/D Conversion Start Delay Time (ADM Register Set Value)

FR2	FR1	FR0	Conversion Time	Sampling Time	A/D C	onversion S	start Delay T	ime <sup>Note 1</sup>
					No	te 2	No	te 3
					MIN.	MAX.	MIN.	MAX.
0	0	0	288/fxx	40/fxx	32/fxx	36/fxx	11/fxx	12/fxx
0	0	1	240/fxx	32/fxx	28/fxx	32/fxx	11/fxx	12/fxx
0	1	0	192/fxx	24/fxx	24/fxx	28/fxx	10/fxx	11/fxx
1	0	0	144/fxx	20/fxx	16/fxx	18/fxx	9/fxx	10/fxx
1	0	1	120/fxx	16/fxx	14/fxx	16/fxx	9/fxx	10/fxx
1	1	0	96/f×x	12/fxx	12/fxx	14/fxx	11/fxx	12/fxx
0	ther than abo	ve	Setting prohibited	-	-	-	-	-

Notes 1. The A/D conversion start delay time is the time after the wait period. For the wait function, refer to 3.4.8
 (2) Access to special on-chip peripheral I/O register.

- **2.** μPD703212, 703212Y, 703213, 703213Y, 703214, 703214Y, 70F3214, 70F3214Y
- **3.** μPD703215, 703215Y, 70F3214H, 70F3214HY, 70F3215H, 70F3215HY

**Remark** fxx: Main clock frequency

# (11) Internal equivalent circuit

The following shows the equivalent circuit of the analog input block.

	ANIn			
			CIN	
		<del>7//7</del> <del>7//7</del>		
• μPD703215, 703	3215Y. 70F3214H	. 70F3214HY. 70F	3215H. 70F3215	5HY
AV <sub>REF0</sub>	Rin	Соит	Сім	
, concero				
4.5 V	3 kΩ	8 pF	15 pF	-
	3 kΩ 60 kΩ	8 pF 8 pF	15 pF 15 pF	
4.5 V 2.7 V	60 kΩ	8 pF	15 pF	14 705221
4.5 V	60 kΩ	8 pF	15 pF	14, 70F3214
4.5 V 2.7 V • μPD703212, 703	60 kΩ 3212Y, 703213, 70	8 pF 03213Y, 703214, 7	15 pF	14, 70F3214

# Figure 14-9. Internal Equivalent Circuit of ANIn Pin

# 14.6 How to Read A/D Converter Characteristics Table

Here, special terms unique to the A/D converter are explained.

# (1) Resolution

This is the minimum analog input voltage that can be identified. That is, the percentage of the analog input voltage per bit of digital output is called 1 LSB (Least Significant Bit). The percentage of 1 LSB with respect to the full scale is expressed by %FSR (Full Scale Range). %FSR indicates the ratio of analog input voltage that can be converted as a percentage, and is always represented by the following formula regardless of the resolution.

1 %FSR = (Max. value of analog input voltage that can be converted – Min. value of analog input voltage that can be converted)/100

- $= (AV_{REF0} 0)/100$
- = AVREF0/100

1 LSB is as follows when the resolution is 10 bits.


1 LSB = 1/2<sup>10</sup> = 1/1024 = 0.098%FSR

Accuracy has no relation to resolution, but is determined by overall error.

#### (2) Overall error

This shows the maximum error value between the actual measured value and the theoretical value. Zero-scale error, full-scale error, linearity error and errors that are combinations of these express the overall error.

Note that the quantization error is not included in the overall error in the characteristics table.




#### Figure 14-10. Overall Error

# (3) Quantization error

When analog values are converted to digital values, a  $\pm 1/2$  LSB error naturally occurs. In an A/D converter, an analog input voltage in a range of  $\pm 1/2$  LSB is converted to the same digital code, so a quantization error cannot be avoided.

Note that the quantization error is not included in the overall error, zero-scale error, full-scale error, integral linearity error, and differential linearity error in the characteristics table.






#### (4) Zero-scale error

This shows the difference between the actual measurement value of the analog input voltage and the theoretical value (1/2 LSB) when the digital output changes from 0.....000 to 0.....001.

Figure 14-12. Zero-Scale Error



#### (5) Full-scale error

This shows the difference between the actual measurement value of the analog input voltage and the theoretical value (full scale -3/2 LSB) when the digital output changes from 1.....110 to 1.....111.





Figure 14-13. Full-Scale Error

#### (6) Differential linearity error


While the ideal width of code output is 1 LSB, this indicates the difference between the actual measurement value and the ideal value.





# (7) Integral linearity error

This shows the degree to which the conversion characteristics deviate from the ideal linear relationship. It expresses the maximum value of the difference between the actual measurement value and the ideal straight line when the zero-scale error and full-scale error are 0.



# Figure 14-15. Integral Linearity Error

# (8) Conversion time


This expresses the time from when the analog input voltage was applied to the time when the digital output was obtained.

The sampling time is included in the conversion time in the characteristics table.

#### (9) Sampling time

This is the time the analog switch is turned on for the analog voltage to be sampled by the sample & hold circuit.

#### Figure 14-16. Sampling Time



# CHAPTER 15 D/A CONVERTER

# **15.1 Functions**


In the V850ES/KG1, two channels of D/A converter (DAC0, DAC1) are provided. The D/A converter has the following functions.

- O 8-bit resolution  $\times$  2 channels
- O R-2R ladder string method
- O Conversion time: 20  $\mu$ s (MAX.) (AV<sub>REF1</sub> = 2.7 to 5.5 V)
- O Analog output voltage: AVREF1 × m/256 (m = 0 to 255; value set to DACSn register)
- O Operation modes: Normal mode, real-time output mode

**Remark** n = 0, 1

# 15.2 Configuration

The D/A converter configuration is shown below.





The D/A converter consists of the following hardware.

#### Table 15-1. Configuration of D/A Converter

Item	Configuration
Control register	D/A converter mode register (DAM)
	D/A conversion value setting registers 0 and 1 (DACS0, DACS1)

# 15.3 Registers

The registers that control the D/A converter are as follows.

- D/A converter mode register (DAM)
- D/A conversion value setting registers 0 and 1 (DACS0, DACS1)

#### (1) D/A converter mode register (DAM)

This register controls the operation of the D/A converter. The DAM register can be read or written in 8-bit or 1-bit units. After reset, DAM is cleared to 00H.

After res	set: 00H	R/W	Address: F	FFFF284H				
	7	6	5	4	3	<2>	1	<0>
DAM	0	0	0	0	DAMD1	DACE1	DAMD0	DACE0
	DAMDn		Selection	of D/A conv	verter oper	ation mode	e (n = 0, 1)	
	0	Normal I	mode					
	1	Real-tim	e output mo	de <sup>Note</sup>				
	DACEn		D/A convert	ter operatio	n enable/d	isable cont	trol (n = 0, <sup>-</sup>	1)
	0	Disable	operation					
	1	Enable of	operation					
	Note The	e output	trigger in th	ne real-tim	e output r	node (DA	MDn bit =	1) is as follo
	• \	Nhen n =	= 0: INTTM	H0 signal	(Refer to	СНАРТЕ	R 10 8-B	IT TIMER H)
	• \	Nhen n =	= 1: INTTM	H1 signal	(Refer to	СНАРТЕ	R 10 8-B	IT TIMER H)

### (2) D/A conversion value setting registers 0 and 1 (DACS0, DACS1)

These registers set the analog voltage value output to the ANO0 and ANO1 pins. These registers can be read or written in 8-bit units.

After reset, DACS0 and DACS1 are cleared to 00H.

Afte	er reset: 00H	R/W	Address: I	DACS0 FF	FFF280H,	DACS1 F	FFFF282H		
	7	6	5	4	3	2	1	0	_
DAC	Sn DAn7	7 DAn6	DAn5	DAn4	DAn3	DAn2	DAn1	DAn0	
(n = 0	), 1)								
the IN		INTTMH1	signals a					-	gisters before the INTTMH0

# 15.4 Operation

#### 15.4.1 Operation in normal mode

D/A conversion is performed using a write operation to the DACSn register as the trigger. The setting method is described below.

- <1> Clear the DAM.DAMDn bit to 0 (normal mode).
- <2> Set the analog voltage value to be output to the ANOn pin to the DACSn register. Steps <1> and <2> above constitute the initial settings.
- <3> Set the DAM.DACEn bit to 1 (D/A conversion enable).
  D/A converted analog voltage value is output from the ANOn pin when this setting is performed.
- <4> To change the analog voltage value, write to the DACSn register. The analog voltage value immediately before set is held until the next write operation is performed.
- Remarks 1. For the alternate-function pin settings, refer to Table 4-16 Settings When Port Pins Are Used for Alternate Functions.
  - **2.** n = 0, 1

#### 15.4.2 Operation in real-time output mode

D/A conversion is performed using the interrupt request signals (INTTMH0, INTTMH1) of 8-bit timers H0 and H1 as the trigger.

The setting method is described below.

- <1> Set the DAM.DAMDn bit to 1 (real-time output mode).
- <2> Set the analog voltage value to be output to the ANOn pin to the DACSn register.
- <3> Set the DAM.DACEn bit to 1 (D/A conversion enable).

Steps <1> to <3> above constitute the initial settings.

- <4> Operate 8-bit timers H0 and H1.
- <5> D/A converted analog voltage value is output from the ANOn pin when the INTTMH0 and INTTMH1 signals are generated.

Set the next output analog voltage value to the DACSn register, before the next INTTMH0 and INTTMH1 signals are generated.

<6> After that, the value set in the DACSn register is output from the ANOn pin every time the INTTMH0 are INTTMH1 signals are generated.

#### **Remarks 1.** The output values of the ANO0 and ANO1 pins up to <5> above are undefined.

- 2. For the output values of the ANO0 and ANO1 pins in the IDLE, HALT, and STOP modes, refer to CHAPTER 22 STANDBY FUNCTION.
- **3.** n = 0, 1

#### 15.4.3 Cautions

Observe the following cautions when using the D/A converter.

- When using the D/A converter, set the port pins to the input mode (PM10, PM11 bits = 11)
- When using the D/A converter, reading of the port is prohibited.
- When using the D/A converter, use both P10 and P11 as D/A outputs.
   Using one of the port 1 for D/A output and the other as a port is prohibited.
- In the real-time output mode, do not change the set value of the DACSn register while the trigger signal is output.
- Make sure that AV<sub>REF1</sub> ≤ V<sub>DD</sub> and AV<sub>REF1</sub> = 2.7 to 5.5 V. The operation is not guaranteed if ranges other than the above are used.
- Because the output impedance of the D/A converter is high, a current cannot be supplied from the ANOn pin.
   When connecting a resistor of 2 MΩ or lower, take appropriate measures such as inserting a JFET input type operational amplifier between the resistor and the ANOn pin.

**Remark** n = 0, 1




Figure 15-2. Example of External Pin Connection

# CHAPTER 16 ASYNCHRONOUS SERIAL INTERFACE (UART)

In the V850ES/KG1, two channels of asynchronous serial interface (UART) are provided.

# 16.1 Features

- Maximum transfer speed: 312.5 kbps
- Full-duplex communications On-chip RXBn register On-chip TXBn register
- Two-pin configuration<sup>Note</sup> TXDn: Transmit data output pin RXDn: Receive data input pin
- Reception error detection functions
  - Parity error
  - Framing error
  - Overrun error
- Interrupt sources: 3 types
  - Reception error interrupt request signal (INTSREn):
  - Reception completion interrupt request signal (INTSRn):
  - Transmission completion interrupt request signal (INTSTn):

Interrupt is generated according to the logical OR of the three types of reception errors Interrupt is generated when receive data is transferred from the receive shift register to the RXBn register after serial transfer is completed during a reception enabled state Interrupt is generated when the serial transmission of transmit data (8 or 7 bits) from the transmit shift register is completed

- Character length: 7 or 8 bits
- Parity functions: Odd, even, 0, or none
- Transmission stop bits: 1 or 2 bits
- On-chip dedicated baud rate generator

Note The ASCK0 pin (external clock input) is available only for UART0.

**Remark** n = 0, 1

# 16.2 Configuration

Table 16-1.	Configuration of UARTn
-------------	------------------------

Item	Configuration
Registers	Receive buffer register n (RXBn) Transmit buffer register n (TXBn) Receive shift register Transmit shift register Asynchronous serial interface mode register n (ASIMM) Asynchronous serial interface status register n (ASISn) Asynchronous serial interface transmit status register n (ASIFn)
Other	Reception control parity check Addition of transmission control parity

**Remark** n = 0, 1

Figure 16-1 shows the configuration of UARTn.

#### (1) Asynchronous serial interface mode register n (ASIMn)

The ASIMn register is an 8-bit register for specifying the operation of UARTn.

#### (2) Asynchronous serial interface status register n (ASISn)

The ASISn register consists of a set of flags that indicate the error contents when a reception error occurs. The various reception error flags are set (1) when a reception error occurs and are cleared (0) when the ASISn register is read.

#### (3) Asynchronous serial interface transmit status register n (ASIFn)

The ASIFn register is an 8-bit register that indicates the status when a transmit operation is performed. This register consists of a transmit buffer data flag, which indicates the hold status of the TXBn register data, and the transmit shift register data flag, which indicates whether transmission is in progress.

#### (4) Reception control parity check

The receive operation is controlled according to the contents set in the ASIMn register. A check for parity errors is also performed during a receive operation, and if an error is detected, a value corresponding to the error contents is set in the ASISn register.

#### (5) Receive shift register

This is a shift register that converts the serial data that was input to the RXDn pin to parallel data. One byte of data is received, and if a stop bit is detected, the receive data is transferred to the RXBn register. This register cannot be directly manipulated.

#### (6) Receive buffer register n (RXBn)

The RXBn register is an 8-bit buffer register for holding receive data. When 7 characters are received, 0 is stored in the MSB.

During a reception enabled state, receive data is transferred from the receive shift register to the RXBn register, synchronized with the end of the shift-in processing of one frame.

Also, the reception completion interrupt request signal (INTSRn) is generated by the transfer of data to the RXBn register.

# (7) Transmit shift register

This is a shift register that converts the parallel data that was transferred from the TXBn register to serial data. When one byte of data is transferred from the TXBn register, the shift register data is output from the TXDn pin.

The transmission completion interrupt request signal (INTSTn) is generated synchronized with the completion of transmission of one frame.


This register cannot be directly manipulated.

### (8) Transmit buffer register n (TXBn)

The TXBn register is an 8-bit buffer for transmit data. A transmit operation is started by writing transmit data to the TXBn register.

#### (9) Addition of transmission control parity

A transmit operation is controlled by adding a start bit, parity bit, or stop bit to the data that is written to the TXBn register, according to the contents that were set in the ASIMn register.



#### Figure 16-1. Block Diagram of UARTn

# 16.3 Registers

# (1) Asynchronous serial interface mode register n (ASIMn)

The ASIMn register is an 8-bit register that controls the UARTn transfer operation. This register can be read or written in 8-bit or 1-bit units. After reset, ASIMn is set to 01H.

- Cautions 1. When using UARTn, be sure to set the external pins related to UARTn functions to the control made before setting the CKSRn and BRGCn registers, and then set the UARTEn bit to 1. Then set the other bits.
  - 2. Set the UARTEn and RXEn bits to 1 while a high level is input to the RXDn pin. If these bits are set to 1 while a low level is input to the RXDn pin, reception will be started.

		<7>	<6>	<5>	4	3	2	1	0	
	ASIMn	UARTEn	TXEn	RXEn	PSn1	PSn0	CLn	SLn	ISRMn	]
	(n = 0, 1)									-
UARTEn				Co	ontrol of op	erating cloc	:k			
0	Stop cloc	k supply to I	JARTn.							
1	Supply clo	ock to UAR	ſn.							
<ul> <li>If the l</li> </ul>	JARTEn bit	is cleared to	0, UART	n is asynch	ronously re	eset <sup>Note</sup> .				
		is cleared to $= 0$ , UARTr					JARTEn b	it to 1.		
<ul> <li>If the l</li> </ul>	JARTEn bit	= 0, UARTr	is reset.	To operate	UARTn, fii	st set the L				
<ul> <li>If the l</li> <li>If the l</li> </ul>	JARTEn bit UARTEn bit	= 0, UARTr t is cleared	n is reset. from 1 to	To operate 0, all the r	UARTn, fii	st set the L			the UARTI	En bit to 1
<ul> <li>If the l</li> <li>If the l</li> </ul>	JARTEn bit UARTEn bit	= 0, UARTr	n is reset. from 1 to	To operate 0, all the r	UARTn, fii	st set the L			the UARTI	En bit to 1
<ul> <li>If the l</li> <li>If the lagain,</li> </ul>	JARTEn bit UARTEn bit be sure to i	= 0, UARTr t is cleared re-set the re	i is reset. from 1 to gisters of	To operate 0, all the r UARTn.	UARTn, fir	st set the UUARTn are	e initialize	d. To set		
<ul> <li>If the l</li> <li>If the lagain,</li> </ul>	JARTEn bit UARTEn bit be sure to i	= 0, UARTr t is cleared	i is reset. from 1 to gisters of	To operate 0, all the r UARTn.	UARTn, fir	st set the UUARTn are	e initialize	d. To set		
<ul> <li>If the l</li> <li>If the lagain,</li> </ul>	JARTEn bit UARTEn bit be sure to i	= 0, UARTr t is cleared re-set the re	i is reset. from 1 to gisters of	To operate 0, all the r UARTn.	UARTn, fir	st set the UUARTn are	e initialize	d. To set		
<ul> <li>If the l</li> <li>If the lagain,</li> </ul>	JARTEn bit UARTEn bit be sure to i	= 0, UARTr t is cleared re-set the re	i is reset. from 1 to gisters of	To operate 0, all the r UARTn. n transmis	UARTn, fir	st set the UARTn are	e initialize dless of th	d. To set		
<ul> <li>If the l</li> <li>If the lagain,</li> </ul>	JARTEn bit UARTEn bit be sure to r put of the TX	= 0, UARTr t is cleared re-set the re	i is reset. from 1 to gisters of	To operate 0, all the r UARTn. n transmis	UARTn, fir egisters of sion is disa	st set the UARTn are	e initialize dless of th	d. To set		
<ul> <li>If the l again,</li> <li>The outp</li> <li>TXEn</li> </ul>	JARTEn bit UARTEn bit be sure to i but of the TX	= 0, UARTr t is cleared re-set the re (Dn pin goes	i is reset. from 1 to gisters of	To operate 0, all the r UARTn. n transmis	UARTn, fir egisters of sion is disa	st set the UARTn are	e initialize dless of th	d. To set		
<ul> <li>If the l again,</li> <li>The outp</li> <li>TXEn</li> <li>0</li> <li>1</li> </ul>	JARTEn bit UARTEn bit be sure to r but of the TX Disable tr Enable tra	= 0, UARTr t is cleared re-set the re (Dn pin goes) (Dn pi	i is reset. from 1 to gisters of s high whe	To operate 0, all the r UARTn. en transmis Tra	UARTn, fin egisters of sion is disa	st set the UUARTn and	e initialized dless of th ble	d. To set	f the UART	En bit.
<ul> <li>If the l again,</li> <li>The outp</li> <li>TXEn</li> <li>0</li> <li>1</li> <li>Set the</li> </ul>	JARTEn bit UARTEn bit be sure to n out of the TX Disable tr Enable tra e TXEn bit	= 0, UARTr t is cleared re-set the re (Dn pin goes) ansmission ansmission to 1 after so	i is reset. from 1 to gisters of s high whe	To operate 0, all the r UARTn. en transmis Tra	UARTn, fii egisters of sion is disa	st set the UUARTn and	e initialized dless of th ble	d. To set	f the UART	En bit.
<ul> <li>If the l again,</li> <li>The outp</li> <li>TXEn</li> <li>0</li> <li>1</li> <li>Set the TXEn</li> </ul>	JARTEn bit UARTEn bit be sure to n but of the TX Disable tr Enable tra e TXEn bit bit to 0 to st	= 0, UARTr t is cleared re-set the re (Dn pin goes) ansmission ansmission to 1 after so	n is reset. from 1 to gisters of s high whe	To operate 0, all the r UARTn. en transmis Tra UARTEn b	UARTn, fin egisters of sion is disa	st set the U UARTn ard bled, regard enable/disa artup. Cle	e initialized dless of th ble ar the UA	d. To set e setting o	f the UART	En bit.

(2/2)

RXEn	Reception enable/disable
0	Disable reception <sup>Note</sup>
1	Enable reception
	RXEn bit to 1 after setting the UARTEn bit to 1 at startup. Clear the UARTEn bit to 0 after clearing the pit to 0 to stop.
<ul> <li>To initi</li> </ul>	alize the reception unit status, clear (0) the RXEn bit, and after letting 2 Clock cycles (base clock) elapse,
	the RXEn bit again. If the RXEn bit is not set again, initialization may not be successful. (For details al

the base clock, refer to 16.6.1 (1) Base clock.)

PSn1	PSn0	Transmit operation	Receive operation
0	0	Don't output parity bit	Receive with no parity
0	1	Output 0 parity	Receive as 0 parity
1	0	Output odd parity	Judge as odd parity
1	1	Output even parity	Judge as even parity
• To ove	erwrite the	PSn1 and PSn0 bits, first clear (0) the TXEn and	RXEn bits.

• If "0 parity" is selected for reception, no parity judgment is performed. Therefore, no error interrupt is generated because the ASISn.PEn bit is not set.

CLn	Specification of character length of 1 frame of transmit/receive data
0	7 bits
1	8 bits
<ul> <li>To over</li> </ul>	erwrite the CLn bit, first clear (0) the TXEn and RXEn bits.

SLn	Specification of stop bit length of transmit data
0	1 bit
1	2 bits
• To ove	erwrite the SLn bit, first clear (0) the TXEn bit.

• Since reception is always done with a stop bit length of 1, the SLn bit setting does not affect receive operations.

ISRMn	Enable/disable of generation of reception completion interrupt request signals when an error occurs
0	Generate a reception error interrupt request signal (INTSREn) as an interrupt when an error occurs. In this case, no reception completion interrupt request signal (INTSRn) is generated.
1	Generate a reception completion interrupt request signal (INTSRn) as an interrupt when an error occurs. In this case, no reception error interrupt request signal (INTSREn) is generated.
• To ove	erwrite the ISRMn bit, first clear (0) the RXEn bit.

**Note** When reception is disabled, the receive shift register does not detect a start bit. No shift-in processing or transfer processing to the RXBn register is performed, and the contents of the RXBn register are retained.

When reception is enabled, the receive shift operation starts, synchronized with the detection of the start bit, and when the reception of one frame is completed, the contents of the receive shift register are transferred to the RXBn register. A reception completion interrupt request signal (INTSRn) is also generated in synchronization with the transfer to the RXBn register.

# (2) Asynchronous serial interface status register n (ASISn)

The ASISn register, which consists of 3 error flag bits (PEn, FEn and OVEn), indicates the error status when UARTn reception is complete.

The ASISn register is cleared to 00H by a read operation. When a reception error occurs, the RXBn register should be read and the error flag should be cleared after the ASISn register is read.

This register is read-only, in 8-bit units.

After reset, ASISn is set to 00H.

- Cautions 1. When the ASIMn.UARTEn bit or ASIMn.RXEn bit is cleared to 0, or when the ASISn register is read, the PEn, FEn, and OVEn bits are cleared (0).
  - 2. Operation using a bit manipulation instruction is prohibited.
  - 3. When the main clock is stopped and the CPU is operating on the subclock, do not access the ASISn register using an access method that causes a wait. For details, refer to 3.4.8 (2).

		7	6	5	4	3	2	1	0	
	ASISn	0	0	0	0	0	PEn	FEn	OVEn	
	(n = 0, 1)						·			
PEn				Status	flag indica	ing a parit	y error			
0	When the	UARTEn o	or RXEn bi	is cleared	to 0, or afte	r the ASIS	n register h	nas been r	ead	
1	When rece	eption was	completed	l, the receiv	e data pari	ty did not r	match the p	arity bit		
<ul> <li>The op</li> </ul>	peration of th	e PEn bit	differs acco	ording to the	e settings o	f the ASIM	n.PSn1 an	d ASIMn.P	Sn0 bits.	
FEn				Status	flag indicat	ing framin	g error			
				is cleared	to 0, or afte	r the ASIS	on register h	nas been r	ead	
0	When the	UARTEn								
0 1				l, no stop bi	it was dete	cted				
1		eption was	completed	l, no stop bi			top bit leng	th.		
1	When rece	eption was	completed	l, no stop bi			top bit leng	th.		
1	When rece	eption was	completed	l, no stop bi pit is checke		ss of the s		th.		
1 • For rec	When rece	eption was op bits, on	completed	l, no stop bi pit is checke	ed regardle ag indicatir	ss of the s og an overr	run error		ead.	
1 • For red OVEn	When reco ceive data st	eption was op bits, on UARTEn o	completed ly the first l or RXEn bit	l, no stop bi bit is checke Status fl	ed regardle ag indicatir to 0, or afte	ss of the s og an overr or the ASIS	run error Sn register h	nas been re		

#### (3) Asynchronous serial interface transmit status register n (ASIFn)

The ASIFn register, which consists of 2 status flag bits, indicates the status during transmission.

By writing the next data to the TXBn register after data is transferred from the TXBn register to the transmit shift register, transmit operations can be performed continuously without suspension even during an interrupt interval. When transmission is performed continuously, data should be written after referencing the TXBFn bit to prevent writing to the TXBn register by mistake.

This register is read-only, in 8-bit or 1-bit units.

After reset, ASIFn is cleared to 00H.

	_	7	6	5	4	3	2	<1>	<0>	_
	ASIFn	0	0	0	0	0	0	TXBFn	TXSFn	
	(n = 0, 1)									-
TXBFn				Trans	mission bu	iffer data fla	ag			
0	Data to be tra			0		`			or ASIMn.T	XEn bi
1	Data to be tra has been writ		next exists	s in TXBn re	egister (Dat	a exists in	TXBn regi	ister when th	he TXBn re	gister
Whon		,	d continuo	uelv data e	bould bo y	witton to th	o TYBn ro	aiotor oftor	aanfirmina	
	transmission is 0. If writing to <sup>-</sup>	•						0	Ũ	that thi
		· ΓXBn reg	ister is per	formed whe	n this flag	is 1, transn	nit data ca	0	aranteed.	that thi
flag is		TXBn reg Transm or a waiti	ister is per it shift regi ng transmi	formed whe ster data fla ssion (Whe	n this flag Ig (indicate n the UAR	is 1, transn es the trans TEn or TX	nit data ca mission st En bit is c	atus of UAF	RTn)	
flag is TXSFn	0. If writing to	TXBn reg Transm or a waiti completio	ister is per it shift regi ng transmi on, the nex	formed whe ster data fla ssion (Whe t data trans	n this flag g (indicate n the UAF fer from the	is 1, transm es the trans TEn or TX e TXBn reg	nit data ca mission st En bit is c jister is no	atus of UAF	RTn)	

#### (4) Receive buffer register n (RXBn)


The RXBn register is an 8-bit buffer register for storing parallel data that had been converted by the receive shift register.

When reception is enabled (ASIMn.RXEn bit = 1), receive data is transferred from the receive shift register to the RXBn register, synchronized with the completion of the shift-in processing of one frame. Also, a reception completion interrupt request signal (INTSRn) is generated by the transfer to the RXBn register. For information about the timing for generating this interrupt request, refer to **16.5.4 Receive operation**.

If reception is disabled (ASIMn.RXEn bit = 0), the contents of the RXBn register are retained, and no processing is performed for transferring data to the RXBn register even when the shift-in processing of one frame is completed. Also, the INTSRn signal is not generated.

When 7 bits is specified for the data length, bits 6 to 0 of the RXBn register are transferred for the receive data and the MSB (bit 7) is always 0. However, if an overrun error (ASISn.OVEn bit = 1) occurs, the receive data at that time is not transferred to the RXBn register.

The RXBn register becomes FFH when a reset is input or ASIMn.UARTEn bit = 0. This register is read-only, in 8-bit units.



### (5) Transmit buffer register n (TXBn)

The TXBn register is an 8-bit buffer register for setting transmit data.

When transmission is enabled (ASIMn.TXEn bit = 1), the transmit operation is started by writing data to TXBn register.


When transmission is disabled (TXEn bit = 0), even if data is written to TXBn register, the value is ignored.

The TXBn register data is transferred to the transmit shift register, and a transmission completion interrupt request signal (INTSTn) is generated, synchronized with the completion of the transmission of one frame from the transmit shift register. For information about the timing for generating this interrupt request, refer to **16.5.2 Transmit operation**.

When ASIFn.TXBFn bit = 1, writing must not be performed to TXBn register.

This register can be read or written in 8-bit units.

After reset, TXBn is set to FFH.



# **16.4 Interrupt Requests**

The following three types of interrupt request signals are generated from UARTn.

- Reception error interrupt request signal (INTSREn)
- Reception completion interrupt request signal (INTSRn)
- Transmission completion interrupt request signal (INTSTn)

The default priorities among these three types of interrupt request signals are, from high to low, reception error interrupt, reception completion interrupt, and transmission completion interrupt.

# Table 16-2. Generated Interrupt Request Signals and Default Priorities

Interrupt Request Signal	Priority
Reception error interrupt request signal (INTSREn)	1
Reception completion interrupt request signal (INTSRn)	2
Transmission completion interrupt request signal (INTSTn)	3

## (1) Reception error interrupt request signal (INTSREn)

When reception is enabled, the INTSREn signal is generated according to the logical OR of the three types of reception errors explained for the ASISn register. Whether the INTSREn signal or the INTSRn signal is generated when an error occurs can be specified according to the ASIMn.ISRMn bit. When reception is disabled, the INTSREn signal is not generated.

# (2) Reception completion interrupt request signal (INTSRn)

When reception is enabled, the INTSRn signal is generated when data is shifted in to the receive shift register and transferred to the RXBn register.

The INTSRn signal can be generated in place of the INTSREn signal according to the ASIMn.ISRMn bit even when a reception error has occurred.

When reception is disabled, the INTSRn signal is not generated.

#### (3) Transmission completion interrupt request signal (INTSTn)

The INTSTn signal is generated when one frame of transmit data containing 7-bit or 8-bit characters is shifted out from the transmit shift register.

# 16.5 Operation

# 16.5.1 Data format


Full-duplex serial data transmission and reception can be performed.

The transmit/receive data format consists of one data frame containing a start bit, character bits, a parity bit, and stop bits as shown in Figure 16-2.

The character bit length within one data frame, the type of parity, and the stop bit length are specified according to the ASIMn register.

Also, data is transferred LSB first.

Figure 16-2. Format of UARTn Transmit/Receive Data



### 16.5.2 Transmit operation

When the ASIMn.UARTEn bit is set to 1, a high level is output from the TXDn pin.

Then, when the ASIMn.TXEn bit is set to 1, transmission is enabled, and the transmit operation is started by writing transmit data to the TXBn register.

### (1) Transmission enabled state

This state is set by the TXEn bit.

- TXEn bit = 1: Transmission enabled state
- TXEn bit = 0: Transmission disabled state

Since UARTn does not have a CTS (transmission enabled signal) input pin, a port should be used to confirm whether the destination is in a reception enabled state.

## (2) Starting a transmit operation


In the transmission enabled state, a transmit operation is started by writing transmit data to the TXBn register. When a transmit operation is started, the data in the TXBn register is transferred to the transmit shift register. Then, the transmit shift register outputs data to the TXDn pin (the transmit data is transferred sequentially starting with the start bit). The start bit, parity bit, and stop bits are added automatically.

## (3) Transmission interrupt

When the transmit shift register becomes empty, a transmission completion interrupt request signal (INTSTn) is generated. The timing for generating the INTSTn signal differs according to the specification of the stop bit length. The INTSTn signal is generated at the same time that the last stop bit is output.

If the data to be transmitted next has not been written to the TXBn register, the transmit operation is suspended.

Caution Normally, when the transmit shift register becomes empty, the INTSTn signal is generated. However, the INTSTn signal is not generated if the transmit shift register becomes empty due to reset.





#### 16.5.3 Continuous transmission operation

UARTn can write the next transmit data to the TXBn register at the timing that the transmit shift register starts the shift operation. This enables an efficient transmission rate to be realized by continuously transmitting data even during the transmission completion interrupt service after the transmission of one data frame. In addition, reading the ASIFn.TXSFn bit after the occurrence of a transmission completion interrupt request signal (INTSTn) enables the TXBn register to be efficiently written twice (2 bytes) without waiting for the transmission of 1 data frame.

When continuous transmission is performed, data should be written after referencing the ASIFn register to confirm the transmission status and whether or not data can be written to the TXBn register.

Caution The values of the ASIF.TXBFn and ASIF.TXSFn bits change  $10 \rightarrow 11 \rightarrow 01$  in continuous transmission.

Therefore, do not confirm the status based on the combination of the TXBFn and TXSFn bits. Read only the TXBFn bit during continuous transmission.


TXBFn	Whether or Not Writing to TXBn Register Is Enabled
0	Writing is enabled
1	Writing is not enabled

Caution When transmission is performed continuously, write the first transmit data (first byte) to the TXBn register and confirm that the TXBFn bit is 0, and then write the next transmit data (second byte) to TXBn register. If writing to the TXBn register is performed when the TXBFn bit is 1, transmit data cannot be guaranteed.

The communication status can be confirmed by referring to the TXSFn bit.

TXSFn	Transmission Status
0	Transmission is completed.
1	Under transmission.


- Cautions 1. When initializing the transmission unit when continuous transmission is completed, confirm that the TXSFn bit is 0 after the occurrence of the transmission completion interrupt, and then execute initialization. If initialization is performed when the TXSFn bit is 1, transmit data cannot be guaranteed.
  - 2. While transmission is being performed continuously, an overrun error may occur if the next transmission is completed before the INTSTn interrupt servicing following the transmission of 1 data frame is executed. An overrun error can be detected by embedding a program that can count the number of transmit data and referencing TXSFn bit.





# (1) Starting procedure

The procedure to start continuous transmission is shown below.






Transmission Starting Procedure	Internal Operation	ASIFn F	Register
		TXBFn	TXSFn
Set transmission mode	<1> Start transmission unit	0	0
• Write data (1)		1	0
	<2> Generate start bit	1	1 <sup>Note</sup>
		0	1
	Start data (1) transmission	0	1
<ul> <li>Read ASIFn register (confirm that TXBFn bit = 0)</li></ul>		<u>0</u>	1
• Write data (2)		1	1
	< <transmission in="" progress="">&gt;</transmission>		
	<3> INTSTn interrupt occurs	0	1
<ul> <li>Read ASIFn register (confirm that TXBFn bit = 0)</li></ul>		<u>0</u>	1
• Write data (3)		1	1
	<4> Generate start bit		
	Start data (2) transmission		
	< <transmission in="" progress="">&gt;</transmission>		
	<5> INTSTn interrupt occurs	0	1
• Read ASIFn register (confirm that TXBFn bit = 0) ←		<u>0</u>	1
• Write data (4)	▶	1	1

Note Refer to 16.7 Cautions (2).

# (2) Ending procedure

The procedure for ending continuous transmission is shown below.





Transmission End Procedure	Internal Operation	ASIFn F	Register
		TXBFn	TXSFn
	<6> Transmission of data (m – 2) is in progress	1	1
	<7> INTSTn interrupt occurs	0	1
• Read ASIFn register (confirm that TXBFn bit = 0)		<u>0</u>	1
Write data (m)	►	1	1
	<8> Generate start bit		
	Start data (m – 1) transmission		
	< <transmission in="" progress="">&gt;</transmission>		
	<9> INTSTn interrupt occurs	0	1
• Read ASIFn register (confirm that TXSFn bit = 1) ◀		0	<u>1</u>
There is no write data			
	<10> Generate start bit		
	Start data (m) transmission		
	< <transmission in="" progress="">&gt;</transmission>		
	<11> Generate INTSTn interrupt	0	0
<ul> <li>Read ASIFn register (confirm that TXSFn bit = 0) </li> </ul>		0	<u>0</u>
Clear (0) the UARTEn bit or TXEn bit	Initialize internal circuits		

#### 16.5.4 Receive operation

The awaiting reception state is set by setting the ASIMn.UARTEn bit to 1 and then setting the ASIMn.RXEn bit to 1. To start the receive operation, start sampling at the falling edge when the falling of the RXDn pin is detected. If the RXDn pin is low level at a start bit sampling point, the start bit is recognized. When the receive operation begins, serial data is stored sequentially in the receive shift register according to the baud rate that was set. A reception completion interrupt request signal (INTSRn) is generated each time the reception of one frame of data is completed. Normally, the receive data is transferred from the RXBn register to memory by this interrupt servicing.

#### (1) Reception enabled state

The receive operation is set to the reception enabled state by setting the RXEn bit to 1.

- RXEn bit = 1: Reception enabled state
- RXEn bit = 0: Reception disabled state

In receive disabled state, the reception hardware stands by in the initial state. At this time, the contents of the RXBn register are retained, and no reception completion interrupt or reception error interrupt is generated.

#### (2) Starting a receive operation

A receive operation is started by the detection of a start bit.

The RXDn pin is sampled using the serial clock from baud rate generator n (BRGn).

#### (3) Reception completion interrupt


When the RXEn bit = 1 and the reception of one frame of data is completed (the stop bit is detected), the INTSRn signal is generated and the receive data within the receive shift register is transferred to the RXBn register at the same time.

Also, if an overrun error (ASISn.OVEn bit = 1) occurs, the receive data at that time is not transferred to the RXBn register, and either the INTSRn signal or a reception error interrupt request signal (INTSREn) is generated according to the ASIMn.ISRMn bit setting.

Even if a parity error (ASISn.PEn bit = 1) or framing error (ASISn.FEn bit = 1) occurs during a reception operation, the receive operation continues until stop bit is received, and after reception is completed, either the INTSRn signal or the INTSREn signal is generated according to the ISRMn bit setting (the receive data within the receive shift register is transferred to the RXBn register).

If the RXEn bit is cleared (0) during a receive operation, the receive operation is immediately stopped. The contents of the RXBn register and the ASISn register at this time do not change, and the INTSRn signal or the INTSREn signal is not generated.

The INTSRn signal or the INTSREn signal is not generated when the RXEn bit = 0 (reception is disabled).



#### Figure 16-7. UARTn Reception Completion Interrupt Timing

#### 16.5.5 Reception error

The three types of errors that can occur during a receive operation are a parity error, framing error, and overrun error. As a result of data reception, the various flags of the ASISn register are set (1), and a reception error interrupt request signal (INTSREn) or a reception completion interrupt request signal (INTSREn) is generated at the same time. The ASIMn.ISRMn bit specifies whether the INTSREn signal or the INTSRn signal is generated.

The type of error that occurred during reception can be detected by reading the contents of the ASISn register during the INTSREn or INTSRn interrupt servicing.

The contents of the ASISn register are cleared (0) by reading the ASISn register.

Error Flag	Reception Error	Cause
PEn	Parity error	The parity specification during transmission did not match the parity of the reception data
FEn	Framing error	No stop bit was detected
OVEn	Overrun error	The reception of the next data was completed before data was read from the RXBn register

#### Table 16-3. Reception Error Causes

# (1) Separation of reception error interrupt request signal

A reception error interrupt request signal can be separated from the INTSRn signal and generated as the INTSREn signal by clearing the ISRMn bit to 0.

Figure 16-8. When Reception Error Interrupt Request Signal Is Separated from INTSRn Signal (ISRMn Bit = 0)

(a) No error	occurs during reception	(b) An error occurs during reception					
INTSRn signal (Reception completion interrupt)		INTSRn signal (Reception completion _ interrupt)	INTSRn does not occur				
INTSREn signal (Reception error interrupt)		INTSREn signal (Reception error – interrupt)					

Figure 16-9. When Reception Error Interrupt Request Signal Is Included in INTSRn Signal (ISRMn Bit = 1)

(a) No error	occurs during reception	(b) An error occu	irs during reception
INTSRn signal (Reception completion interrupt)		INTSRn signal (Reception completion interrupt)	
INTSREn signal (Reception error interrupt)		INTSREn signal (Reception error — interrupt)	INTSREn does not occu

#### 16.5.6 Parity types and corresponding operation

A parity bit is used to detect a bit error in communication data. Normally, the same type of parity bit is used on the transmission and reception sides.

### (1) Even parity

#### (i) During transmission

The parity bit is controlled so that the number of bits with the value "1" within the transmit data including the parity bit is even. The parity bit value is as follows.

- If the number of bits with the value "1" within the transmit data is odd: 1
- If the number of bits with the value "1" within the transmit data is even: 0

#### (ii) During reception

The number of bits with the value "1" within the receive data including the parity bit is counted, and a parity error is generated if this number is odd.

#### (2) Odd parity

#### (i) During transmission

In contrast to even parity, the parity bit is controlled so that the number of bits with the value "1" within the transmit data including the parity bit is odd. The parity bit value is as follows.

- If the number of bits with the value "1" within the transmit data is odd: 0
- If the number of bits with the value "1" within the transmit data is even: 1

#### (ii) During reception

The number of bits with the value "1" within the receive data including the parity bit is counted, and a parity error is generated if this number is even.

#### (3) 0 parity

During transmission the parity bit is set to "0" regardless of the transmit data.

During reception, no parity bit check is performed. Therefore, no parity error is generated regardless of whether the parity bit is "0" or "1".

### (4) No parity

No parity bit is added to the transmit data.

During reception, the receive operation is performed as if there were no parity bit. Since there is no parity bit, no parity error is generated.

# 16.5.7 Receive data noise filter

The RXDn signal is sampled at the rising edge of the prescaler output base clock (fucLK). If the same sampling value is obtained twice, the match detector output changes, and this output is sampled as input data. Therefore, data not exceeding one clock width is judged to be noise and is not delivered to the internal circuit (refer to **Figure 16-11**). Refer to **16.6.1 (1) Base clock** regarding the base clock.

Also, since the circuit is configured as shown in Figure 16-10, internal processing during a receive operation is delayed by up to 2 clocks according to the external signal status.





Figure 16-10. Noise Filter Circuit





### 16.6 Dedicated Baud Rate Generator n (BRGn)

A dedicated baud rate generator, which consists of a source clock selector and an 8-bit programmable counter, generates serial clocks during transmission/reception by UARTn. The dedicated baud rate generator output can be selected as the serial clock for each channel.

Separate 8-bit counters exist for transmission and for reception.

# 16.6.1 Baud rate generator n (BRGn) configuration




Figure 16-12. Configuration of Baud Rate Generator n (BRGn)

## (1) Base clock

When the ASIMn.UARTEn bit = 1, the clock selected according to the CKSRn.TPSn3 to CKSRn.TPSn0 bits is supplied to the transmission/reception unit. This clock is called the base clock ( $f_{UCLK}$ ). When the UARTEn bit = 0,  $f_{UCLK}$  is fixed to low level.

## 16.6.2 Serial clock generation

A serial clock can be generated according to the settings of the CKSRn and BRGCn registers. The base clock to the 8-bit counter is selected by the CKSRn.TPSn3 to CKSRn.TPSn0 bits. The 8-bit counter divisor value can be set by the BRGCn.MDLn7 to BRGCn.MDLn0 bits.

### (1) Clock select register n (CKSRn)

The CKSRn register is an 8-bit register for selecting the basic block using the TPSn3 to TPSn0 bits. The clock selected by the TPSn3 to TPSn0 bits becomes the base clock (fuclk) of the transmission/reception module.

This register can be read or written in 8-bit units.

After reset, CKSRn is cleared to 00H.

#### Caution Clear the ASIMn.UARTEn bit to 0 before rewriting the TPSn3 to TPSn0 bits.

		7	6	5	4	3	2	1	0
	CKSRn	0	0	0	0	TPSn3	TPSn2	TPSn1	TPSn0
	(n = 0, 1)								
TPSn3	TPSn2	TPSn1	TPSn0			Base	clock (fucle	() <sup>Note 1</sup>	
0	0	0	0	fxx					
0	0	0	1	fxx/2					
0	0	1	0	fxx/4					
0	0	1	1	fxx/8					
0	1	0	0	fxx/16					
0	1	0	1	fxx/32					
0	1	1	0	fxx/64					
0	1	1	1	fxx/128					
1	0	0	0	fxx/256					
1	0	0	1	fxx/512					
1	0	1	0	fxx/1,024					
1	0	1	1	External c	lock <sup>Note 2</sup> (A	SCK0 pin)			
	Other the	an above		Setting prohibited					
Notes 1	. Set fuclk	so as to sa	atisfy the fo	llowing con	ditions.				
	• REGC	= V <sub>DD</sub> $=$ 4.0	0 to 5.5 V:	fuclk $\leq 12 \text{ M}$	1Hz				
				to 5.5 V: fu		lz			
_				fuclк ≤ 6 Mł					
2				used only b	y UART0.				
	Setting o	TUARI1 IS	s prohibited	1.					

# (2) Baud rate generator control register n (BRGCn)

The BRGCn register is an 8-bit register that controls the baud rate (serial transfer speed) of UARTn. This register can be read or written in 8-bit units. After reset, BRGCn is set to FFH.

		7	6	5	4	Ļ	3	2	1	0
BRG	Cn 🛛	MDLn7	MDLn6	MDLn	5 MDI	Ln4 N	IDLn3	MDLn2	MDLn1	MDLn0
(n = 0,	1)					·				
MDLn7	MDLr	n6 MDLn	5 MDLn4	MDLn3	MDLn2	MDLn1	MDLn(	) Set valu (k)	e Ser	ial clock
0	0	0	0	0	×	×	×	-	Setting	prohibited
0	0	0	0	1	0	0	0	8	fuclк/8	
0	0	0	0	1	0	0	1	9	fuclк/9	
0	0	0	0	1	0	1	0	10	fuclk/10	)
:	:	:	÷	:	:	:	:	÷		:
1	1	1	1	1	0	1	0	250	fuclk/25	50
1	1	1	1	1	0	1	1	251	fuclk/25	51
1	1	1	1	1	1	0	0	252	fuclk/25	52
1	1	1	1	1	1	0	1	253	fuclk/25	53
1	1	1	1	1	1	1	0	254	fuclk/2	54
1	1	1	1	1	1	1	1	255	fuclk/2	55
Remarl	2. 3.	k: Vali	ue set by uud rate is	MDLn7	' to MDI	_n0 bits	(k = 8,	by CKSR 9, 10,, counter c	255)	to CKSR0 2.

# Caution If the MDLn7 to MDLn0 bits are to be overwritten, the ASIMn.TXEn and ASIMn.RXEn bits should be cleared to 0 first.

### (3) Baud rate


The baud rate is the value obtained by the following formula.

Baud rate [bps] = 
$$\frac{f_{UCLK}}{2 \times k}$$

 $f_{UCLK}$  = Frequency [Hz] of base clock selected by CKSRn.TPSn3 to CKSRn.TPSn0 bits. k = Value set by BRGCn.MDLn7 to BRGCn.MDLn0 bits (k = 8, 9, 10, ..., 255)

#### (4) Baud rate error

The baud rate error is obtained by the following formula.



Example: Base clock frequency = 10 MHz = 10,000,000 Hz Setting of BRGCn.MDLn7 to BRGCn.MDLn0 bits = 00100001B (k = 33) Target baud rate = 153,600 bps Baud rate = 10,000,000/(2 × 33) = 151,515 [bps] Error = (151,515/153,600 - 1) × 100

= -1.357 [%]

#### 16.6.3 Baud rate setting example

Baud Rate		fxx = 20 MHz	!	1	fxx = 16 MHz	2	1	fxx = 10 MHz	z
(bps)	fuclk	k	ERR	fuclk	k	ERR	fuclk	k	ERR
300	fxx/512	41H (65)	0.16	fxx/1024	1AH (26)	0.16	fxx/256	41H (65)	0.16
600	fxx/256	41H (65)	0.16	fxx/1024	0DH (13)	0.16	fxx/128	41H (65)	0.16
1200	fxx/128	41H (65)	0.16	fxx/512	0DH (13)	0.16	fxx/64	41H (65)	0.16
2400	fxx/64	41H (65)	0.16	fxx/256	0DH (13)	0.16	fxx/32	41H (65)	0.16
4800	fxx/32	41H (65)	0.16	fxx/128	0DH (13)	0.16	fxx/16	41H (65)	0.16
9600	fxx/16	41H (65)	0.16	fxx/64	0DH (13)	0.16	fxx/8	41H (65)	0.16
10400	fxx/64	0FH (15)	0.16	fxx/64	0CH (12)	0.16	fxx/32	0FH (15)	0.16
19200	fxx/8	41H (65)	0.16	fxx/32	0DH (13)	0.16	fxx/4	41H (65)	0.16
24000	fxx/32	0DH (13)	0.16	fxx/2	A7H (167)	-0.20	fxx/16	0DH (13)	0.16
31250	fxx/32	0AH (10)	0.00	fxx/32	08H (8)	0.00	fxx/16	0AH (10)	0
33600	fxx/2	95H (149)	-0.13	fxx/2	77H (119)	0.04	fxx	95H (149)	-0.13
38400	fxx/4	41H (65)	0.16	fxx/16	0DH (13)	0.16	fxx/2	41H (65)	0.16
48000	fxx/16	0DH (13)	0.16	fxx/2	53H (83)	0.40	fxx/8	0DH (13)	0.16
56000	fxx/2	59H (89)	0.32	fxx/2	47H (71)	0.60	fxx	59H (89)	0.32
62500	fxx/16	0AH (10)	0.00	fxx/16	08H (8)	0.00	fxx/8	0AH (10)	0.00
76800	fxx/2	41H (65)	0.16	fxx/8	0DH (13)	0.16	fxx	41H (65)	0.16
115200	fxx/2	2BH (43)	0.94	fxx/2	23H (35)	-0.79	fxx	2BH (43)	0.94
153600	fxx/2	21H (33)	-1.36	fxx/4	0DH (13)	0.16	fxx	21H (33)	-1.36
312500	fxx/4	08H (8)	0	fxx/2	0DH (13)	-1.54	fxx/2	08H (8)	0.00

# Table 16-4. Baud Rate Generator Setting Data

Caution The allowable frequency of the base clock (fuclk) is as follows.


- REGC = VDD = 4.0 to 5.5 V: fuclk  $\leq$  12 MHz
- REGC = Capacity, VDD = 4.0 to 5.5 V: fuclk  $\leq$  6 MHz
- REGC = VDD = 2.7 to 4.0 V: fuclk  $\leq$  6 MHz
- Remark fxx: Main clock frequency
  - fuclk: Base clock frequency
  - k: Set values of BRGCn.MDLn7 to BRGCn.MDLn0 bits
  - ERR: Baud rate error [%]

n = 0, 1

### 16.6.4 Allowable baud rate range during reception

The degree to which a discrepancy from the transmission destination's baud rate is allowed during reception is shown below.

# Caution The equations described below should be used to set the baud rate error during reception so that it always is within the allowable error range.





As shown in Figure 16-13, after the start bit is detected, the receive data latch timing is determined according to the counter that was set by the BRGCn register. If all data up to the final data (stop bit) is in time for this latch timing, the data can be received normally.

If this is applied to 11-bit reception, the following is theoretically true.

FL = (Brate)<sup>-1</sup>

Brate: UARTn baud rate

k: BRGCn register set value

FL: 1-bit data length

When the latch timing margin is 2 base clocks, the minimum allowable transfer rate (FLmin) is as follows.

$$FLmin = 11 \times FL - \frac{k-2}{2k} \times FL = \frac{21k+2}{2k} FL$$

Therefore, the transfer destination's maximum receivable baud rate (BRmax) is as follows.

BRmax = 
$$(FLmin/11)^{-1} = \frac{22k}{21k + 2}$$
 Brate

Similarly, the maximum allowable transfer rate (FLmax) can be obtained as follows.

$$\frac{10}{11} \times FLmax = 11 \times FL - \frac{k+2}{2 \times k} \times FL = \frac{21k-2}{2 \times k} FL$$
$$FLmax = \frac{21k-2}{20k} FL \times 11$$

Therefore, the transfer destination's minimum receivable baud rate (BRmin) is as follows.

BRmin = 
$$(FLmax/11)^{-1} = \frac{20k}{21k - 2}$$
 Brate

The allowable baud rate error of UARTn and the transfer destination can be obtained as follows from the expressions described above for computing the minimum and maximum baud rate values.

Division Ratio (k)	Maximum Allowable Baud Rate Error	Minimum Allowable Baud Rate Error	
8	+3.53%	-3.61%	
20	+4.26%	-4.31%	
50	+4.56%	-4.58%	
100	+4.66%	-4.67%	
255	+4.72%	-4.73%	


Table 16-5. N	Maximum and Minimum	Allowable Bau	d Rate Error
---------------	---------------------	---------------	--------------

- Remarks 1. The reception precision depends on the number of bits in one frame, the base clock frequency, and the division ratio (k). The higher the base clock frequency and the larger the division ratio (k), the higher the precision.
  - 2. k: BRGCn register set value

#### 16.6.5 Transfer rate during continuous transmission

During continuous transmission, the transfer rate from a stop bit to the next start bit is extended two clocks of the base clock longer than normal. However, on the reception side, the transfer result is not affected since the timing is initialized by the detection of the start bit.





Representing the 1-bit data length by FL, the stop bit length by FLstp, and the base clock frequency by fuclk yields the following equation.

FLstp = FL + 2/fuclk

Therefore, the transfer rate during continuous transmission is as follows (when the stop bit length = 1).

Transfer rate =  $11 \times FL + (2/fUCLK)$ 

#### 16.7 Cautions

Cautions to be observed when using UARTn are shown below.

- (1) When the supply of clocks to UARTn is stopped (for example, in IDLE or STOP mode), operation stops with each register retaining the value it had immediately before the supply of clocks was stopped. The TXDn pin output also holds and outputs the value it had immediately before the supply of clocks was stopped. However, operation is not guaranteed after the supply of clocks is restarted. Therefore, after the supply of clocks is restarted, the circuits should be initialized by clearing the ASIMn.UARTEn, ASIMn.RXEn, and ASIMn.TXEn bits to 000.
- (2) UARTn has a 2-stage buffer configuration consisting of the TXBn register and the transmission shift register, and has status flags (ASIFn.TXBFn and ASIFn.TXSFn bits) that indicate the status of each buffer. If the TXBFn and TXSFn bits are read in continuous transmission, the value changes 10 → 11 → 01. For the timing to write the next data to the TXBn register, read only the TXBFn bit during continuous transmission.

# CHAPTER 17 CLOCKED SERIAL INTERFACE 0 (CSI0)

In the V850ES/KG1, two channels of clocked serial interface 0 (CSI0) are provided.

## 17.1 Features

- Maximum transfer speed: 5 Mbps
- Master mode/slave mode selectable
- Transmission data length: 8 bits or 16 bits can be set
- MSB/LSB-first selectable for transfer data
- Eight clock signals can be selected (7 master clocks and 1 slave clock)
- 3-wire type SO0n: Serial transmit data output

SIOn: Serial receive data input

SCK0n: Serial clock I/O

- Interrupt sources: 1 type
  - Transmission/reception completion interrupt request signal (INTCSI0n)
- Transmission/reception mode or reception-only mode selectable
- Two transmission buffer registers (SOTBFn/SOTBFLn, SOTBn/SOTBLn) and two reception buffer registers (SIRBn/SIRBLn, SIRBEn/SIRBELn) are provided on chip
- Single transfer mode/continuous transfer mode selectable

**Remark** n = 0, 1

# 17.2 Configuration

CSI0n is controlled via the CSIM0n register.

(1) Clocked serial interface mode register 0n (CSIM0n)

The CSIM0n register is an 8-bit register that specifies the operation of CSI0n.

(2) Clocked serial interface clock selection register n (CSICn)

The CSICn register is an 8-bit register that controls the CSIOn serial transfer operation.

#### (3) Serial I/O shift register 0n (SIO0n)

The SIO0n register is a 16-bit shift register that converts parallel data into serial data. The SIO0n register is used for both transmission and reception. Data is shifted in (reception) and shifted out (transmission) from the MSB or LSB side. The actual transmission/reception operations are started up by accessing the buffer register.

#### (4) Serial I/O shift register 0nL (SIO0nL)

The SIO0nL register is an 8-bit shift register that converts parallel data into serial data. The SIO0nL register is used for both transmission and reception. Data is shifted in (reception) and shifted out (transmission) from the MSB or LSB side. The actual transmission/reception operations are started up by access of the buffer register .

(5) Clocked serial interface receive buffer register n (SIRBn)

The SIRBn register is a 16-bit buffer register that stores receive data.

- (6) Clocked serial interface receive buffer register nL (SIRBnL)
  - The SIRBnL register is an 8-bit buffer register that stores receive data.
- (7) Clocked serial interface read-only receive buffer register n (SIRBEn) The SIRBEn register is a 16-bit buffer register that stores receive data. The SIRBEn register is the same as the SIRBn register. It is used to read the contents of the SIRBn register.

#### (8) Clocked serial interface read-only receive buffer register nL (SIRBEnL)

The SIRBEnL register is an 8-bit buffer register that stores receive data. The SIRBEnL register is the same as the SIRBnL register. It is used to read the contents of the SIRBnL register.

- (9) Clocked serial interface transmit buffer register n (SOTBn) The SOTBn register is a 16-bit buffer register that stores transmit data.
- (10) Clocked serial interface transmit buffer register nL (SOTBLnL) The SOTBnL register is an 8-bit buffer register that stores transmit data.
- (11) Clocked serial interface initial transmit buffer register n (SOTBFn)

The SOTBFn register is a 16-bit buffer register that stores the initial transmit data in the continuous transfer mode.

## (12) Clocked serial interface initial transmit buffer register nL (SOTBFnL)

The SOTBFnL register is an 8-bit buffer register that stores initial transmit data in the continuous transfer mode.

#### (13) Selector

The selector selects the serial clock to be used.

#### (14) Serial clock controller

Controls the serial clock supply to the shift register. Also controls the clock output to the SCK0n pin when the internal clock is used.

## (15) Serial clock counter

Counts the serial clock output or input during transmission/reception, and checks whether 8-bit or 16-bit data transmission/reception has been performed.

## (16) Interrupt controller

Controls the interrupt request timing.

**Remark** n = 0, 1




Figure 17-1. Block Diagram of Clocked Serial Interface

## 17.3 Registers

- (1) Clocked serial interface mode register 0n (CSIM0n)
   The CSIM0n register controls the CSI0n operation.
   This register can be read or written in 8-bit or 1-bit units (however, CSOTn bit is read-only).
   After reset, CSIM0n is cleared to 00H.
  - Caution Overwriting the CSIM0n.TRMDn, CSIM0n.CCLn, CSIM0n.DIRn, CSIM0n.CSITn, and CSIM0n.AUTOn bits can be done only when the CSOTn bit = 0. If these bits are overwritten at any other time, the operation cannot be guaranteed.

		<7>	<6>	5	<4>	3	2	1	<0>	
	CSIM0n	CSI0En	TRMDn	CCLn	DIRn	CSITn	AUTOn	0	CSOTn	
	(n = 0, 1)				1					
CSI0En				CSI0n	operation	enable/disa	able			
0	Disable CS	I0n operati	on.							
1	Enable CSI	0n operatio	on.							
	nal CSI0n ciro t status wher			-		-	SI0En bit to (	). For th	e SCK0n and	SOO
TRMDn			Sp	ecification	of transmi	ssion/recep	otion mode			
0	Receive-on	ly mode								
1	Transmissio	on/receptio	n mode							
CCLn	0 hito			Spe	cification c	f data leng	th			
CCLn				Spe	cification c	f data leng	th			
0	8 bits									
1	16 bits									
DIRn			Sneci	fication of	transfer di	rection mor	le (MSB/LSE	3)		
0	First bit of t	ransfer dat						-)		
1	First bit of t	ransfer dat	a is LSB							
CSITn			C	Control of d	elay of inte	errupt reque	est signal			
0	No delay									
1	Delay mode	e (interrupt	request sig	nal is dela	yed 1/2 cy	cle compar	ed to the se	rial clock	:)	
-	•		-			•			0n0 bits are n	ot
111B). Ir	the slave m	ode (CKSU	in2 to CKS	unu bits ar	e 111B), d	o not set th	e delay mod	е.		
AUTOn		S	pecification	of single t	ransfer mo	de or conti	nuous transf	er mode	)	
0	Single trans	fer mode								
	Continuous									

1 Communication in progress

The CSOTn bit is cleared (0) by writing 0 to the CSI0En bit.

Note The CSOTn bit and the SIRBn, SIRBnL, SIRBE, SIRBEnL, SIOn, and SIOnL registers are reset.

## (2) Clocked serial interface clock selection register n (CSICn)

The CSICn register is an 8-bit register that controls the CSI0n transfer operation. This register can be read or written in 8-bit or 1-bit units. After reset, CSICn is cleared to 00H.

	After re	eset: 00H	R/W	Address:	CSIC0 FF	FFFD01H	, CSIC1 F	FFFFD11H	l
		7	6	5	4	3	2	1	0
	CSICn	0	0	0	CKPn	DAPn	CKS0n2	CKS0n1	CKS0n0
	(n = 0, 1)								
CKPn	DAPn		Spec	ification of tir	ming of trar	nsmitting/re	eceiving da	ta to/from 3	SCK0n
0	0	(Type 1)		SCK0n (I/O SO0n (output SI0n (input					_
0	1	(Type 2)		SCK0n (I/O) SO0n (output) SI0n (input)					-
1	0	(Type 3)		SCK0n (I/O) SO0n (output) SI0n (input)				= $=$ $=$ $=$	
1	1	(Type 4)		SCK0n (I/O) SO0n (output) SI0n (input)					
CKS0n2	CKS0n1	CKS0n0		Serial c	lock <sup>Note</sup>			Мс	ode
0	0	0	fxx/2				Master mo	ode	

Caution The CSICn register can be overwritten only when the CSIM0n.CSI0En bit = 0.

CKS0n2	CKS0n1	CKS0n0	Serial clock <sup>Note</sup>	Mode
0	0	0	fxx/2	Master mode
0	0	1	fxx/2 <sup>2</sup>	Master mode
0	1	0	fxx/2 <sup>3</sup>	Master mode
0	1	1	fxx/2 <sup>4</sup>	Master mode
1	0	0	fxx/2 <sup>5</sup>	Master mode
1	0	1	fxx/2 <sup>6</sup>	Master mode
1	1	0	Clock generated by TO5n	Master mode
1	1	1	External clock (SCK0n pin)	Slave mode

**Note** Set the serial clock so as to satisfy the following conditions.

- REGC = V<sub>DD</sub> = 4.0 to 5.5 V: Serial clock  $\leq$  5 MHz
- REGC = Capacity,  $V_{DD}$  = 4.0 to 5.5 V: Serial clock  $\leq$  2.5 MHz
- REGC =  $V_{DD}$  = 2.7 to 4.0 V: Serial clock  $\leq$  2.5 MHz

Remark fxx: Main clock frequency

#### (3) Clocked serial interface receive buffer registers n, nL (SIRBn, SIRBnL)

The SIRBn register is a 16-bit buffer register that stores receive data.

When the receive-only mode is set (CSIM0n.TRMDn bit = 0), the reception operation is started by reading data from the SIRBn register.

This register is read-only, in 16-bit units. When the lower 8 bits are used as the SIRBnL register, this register is read-only, in 8-bit units.

In addition to reset input, this register can also be initialized by clearing (0) the CSIM0n.CSI0En bit.

# Cautions 1. Read the SIRBn register only when a 16-bit data length has been set (CSIM0n.CCLn bit = 1).

Read the SIRBnL register only when an 8-bit data length has been set (CCLn bit = 0).

2. When the single transfer mode has been set (CSIM0n.AUTOn bit = 0), perform a read operation only in the idle state (CSIM0n.CSOTn bit = 0). If the SIRBn or SIRBnL register is read during data transfer, the data cannot be guaranteed.

	egiste	21														
After re	set: 0	)000H	ł	R	Add	ress:	SIRE	80 FF	FFFC	002H,	SIRE	31 FF	FFFC	D12H		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SIRBn	SIRBn	SIRBn	SIRBn	SIRBn	SIRBn	SIRBn	SIRBn	SIRBn	SIRBn	SIRBn	SIRBn	SIRBn	SIRBn	SIRBn	SIRBn	SIRBn
(n = 0,1)	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
(b) SIRBnL	<b>regis</b> eset: 0		R	£	Addres	ss: S	IRBOL	_ FFF	FFD	02H, \$	SIRB	1L FF	FFF	D12H		
After re		7		6		5		4		3		2		1		0
After re SIRBnL		7 RBn7	-	6 RBn6	1	5 RBn5		4 RBn4	1	3 RBn3		2 RBn2	SIF	1 RBn1	SIF	0 RBn0

#### (4) Clocked serial interface read-only receive buffer registers n, nL (SIRBEn, SIRBEnL)

The SIRBEn register is a 16-bit buffer register that stores receive data.

The SIRBEn register is the same as the SIRBn register. Even if the SIRBEn register is read, the next operation will not start. The SIRBEn register is used to read the contents of the SIRBn register when the serial reception is not continued.

This register is read-only, in 16-bit units. However, when the lower 8 bits are used as the SIRBEnL register, the register is read-only, in 8-bit units.

In addition to reset input, this register can also be initialized by clearing (0) the CSIM0n.CSI0En bit.

# Cautions 1. The receive operation is not started even if data is read from the SIRBEn and SIRBEnL registers.

2. The SIRBEn register can be read only if a 16-bit data length has been set (CSIM0n.CCLn bit = 1).

The SIRBEnL register can be read only if an 8-bit data length has been set (CCLn bit = 0).

		000H	R	A	ddress	: SIRE	3E0 F	FFFF	206H,	SIRBE	1 FFI	FFFD1	16H			
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SIRBEn	SIRBEn	SIRBEn	SIRBEn	SIRBEn	SIRBEn	SIRBEn	SIRBEn	SIRBEn	SIRBEn	SIRBEn	SIRBEn	SIRBEn	SIRBEn	SIRBEn	SIRBEn	SIRBE
(n = 0, 1)	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
B) SIRBEnL	•		R	Add	ress: \$	SIRBE	EOL FF	FFFD	06H, 3	SIRBE	1L FF	FFFD	16H			
	7	•	6		5		4	3		2		1		0		

#### (5) Clocked serial interface transmit buffer registers n, nL (SOTBn, SOTBnL)

The SOTBn register is a 16-bit buffer register that stores transmit data.

When the transmission/reception mode is set (CSIM0n.TRMDn bit = 1), the transmission operation is started by writing data to the SOTBn register.

This register can be read or written in 16-bit units. However, when the lower 8 bits are used as the SOTBnL register, the register is read-only, in 8-bit units.

After reset, this register is initialized.

Cautions 1. Access the SOTBn register only when a 16-bit data length has been set (CSIM0n.CCLn bit = 1).

Access the SOTBnL register only when an 8-bit data length has been set (CCLn bit = 0).

 When the single transfer mode is set (CSIM0n.AUTOn bit = 0), perform access only in the idle state (CSIM0n.CSOTn bit = 0). If the SOTBn and SOTBnL registers are accessed during data transfer, the data cannot be guaranteed.

(a) SOTBn re	egiste	r														
After re	set: 00	)00H	R/V	V,	Addres	s: SO	TB0 F	FFFFC	004H,	SOTB	1 FFFI	FFD14	Н			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SOTBn	SOTBn	SOTBn	SOTBn	SOTBn	SOTBn	SOTBn	SOTBn	SOTBn	SOTBn	SOTBn	SOTBn	SOTBn	SOTBn	SOTBn	SOTBn	SOTBn
(n = 0, 1)	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
(b) SOTBnL After re	•		R/W	Ad	dress:	SOTE	30L FI	FFFD	04H, S	OTB1	L FFFI	FFD14	н			
	7		6		5	4		3		2	1		0			
SOTBnL	SOTE	3n7 8	SOTBn	6 SO	TBn5	SOTE	3n4 {	SOTBn	3 SO	TBn2	SOTE	3n1 S	OTBn	0		
(n = 0, 1)																

#### (6) Clocked serial interface initial transmit buffer registers n, nL (SOTBFn, SOTBFnL)

The SOTBFn register is a 16-bit buffer register that stores initial transmission data in the continuous transfer mode.

The transmission operation is not started even if data is written to the SOTBFn register.

This register can be read or written in 16-bit units. However, when the lower 8 bits are used as the SOTBFnL register, the register can be read or written in 8-bit units.

After reset, this register is initialized.

Caution Access the SOTBFn register and SOTBFnL register only when a 16-bit data length has been set (CSIM0n.CCLn bit = 1), and only when an 8-bit data length has been set (CCLn bit = 0), respectively, and only in the idle state (CSIM0n.CSOTn bit = 0). If the SOTBFn and SOTBFnL registers are accessed during data transfer, the data cannot be guaranteed.

After re	set: 00	000H	R/	W	Addre	əss: S	OTBF	0 FFF	FFD08	3H, SC	DTBF1	FFFF	FD18	Н		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SOTBFn	SOTBFn	SOTBFn	SOTBFn	SOTBFn	SOTBFn	SOTBFn	SOTBFn	SOTBFn	SOTBFn	SOTBFn	SOTBFn	SOTBFn	SOTBFn	SOTBFn	SOTBFn	SOTBFr
(n = 0, 1)	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
(b) SOTBENI	rogio	stor														
(b) SOTBFnl	<b>regis</b> reset: (		R/W		Addres	s: SC	OTBF0	L FFF	FFD08	3H, SC	)TBF1	L FFF	FFD18	ЗH		
	reset: (		R/W 6	V )	Addres 5	s: SC	OTBF0 4		FFD08	8H, SC 2	)TBF1	L FFF		8H 0		

## (7) Serial I/O shift registers n, nL (SIO0n, SIO0nL)

The SIO0n register is a 16-bit shift register that converts parallel data into serial data.

The transfer operation is not started even if the SIO0n register is read.

This register is read-only, in 16-bit units. However, when the lower 8 bits are used as the SIO0nL register, the register is read-only, in 8-bit units.

In addition to reset input, this register can also be initialized by clearing (0) the CSIM0n.CSI0En bit.

Caution Read the SIO0n register and SIO0nL register only when a 16-bit data length has been set (CSIM0n.CCLn bit = 1), and only when an 8-bit data length has been set (CCLn bit = 0), respectively, and only in the idle state (CSIM0n.CSOTn bit = 0). If the SIO0n and SIO0nL registers are read during data transfer, the data cannot be guaranteed.

ļ	After re	set: 000	00H	R	Addres	ss: SIO0	0 FFFFF	DOAH,	SIO01	FFFI	FFD1A	Н			
		15 14	13	12	11	10	98	7	6	5	4	3	2	1	0
010	On SI	On15 SIOr	14 SIOn13	SIOn12	SIOn11	SIOn10 SI	Dn9 SIOn8	SIOn7	SIOn6	SIOn5	SIOn4	SIOn3	SIOn2	SIOn1	SIOn
SIO				1											
(n = 0,															
(n = 0, (b) SIO0n	1)	ister :: 00H	R	Addre		O00L FF	FFFD0A	H, SIO		FFFC	01AH				
(n = 0, (b) SIO0n	1) nL reg	ister		Addre	ess: SI	O00L FF	FFFD0A 3	H, SIO	01L F		01AH 1	0			<u> </u>

Register	R/W		Single	Transfer	Continuous	Transfer <sup>Note 1</sup>
Name			Transmission/Reception Mode	Receive-Only Mode	Transmission/Reception Mode	Receive-Only Mode
SIRBn (SIRBnL)	Read	Function	Storing received data <sup>Note 2</sup>	<ul><li>Reading starts reception</li><li>Storing received data</li></ul>	Storing up to the $(N - 1)$ th received data (other than the last) <sup>Note 2</sup>	<ul> <li>Reading starts reception</li> <li>Storing up to the (N – 2)th data (other than the last two)</li> </ul>
		Use method	When transmission and reception are complete, read the received data from this register.	<ul> <li>First, read dummy data and start transfer.</li> <li>To perform reception of the next data after reception is complete, read the received data from this register.</li> </ul>	When reception is complete, read the received data from this register. Repeat this operation until the (N – 1)th data has been received.	When reception is complete, read the received data from this register. Repeat this operation until the $(N - 2)$ th data has been received. (Supplement) Do not read the $(N - 1)$ th data from this register. If read, a reception operation starts and continuous transfer cannot be completed.
SIRBEn	Read	Function	_	Storing the data received last <sup>Note 2</sup>		Storing the $(N - 1)$ th received data <sup>Note 2</sup>
(SIRBEnL)		Use method	Not used.	If reception of the next data will not be performed after reception is complete, read the received data from this register.	Not used	Read the $(N - 1)$ th received data from this register when the $(N - 1)$ th or Nth (last) data has been received.
SIO0n	Read	Function	-	_	Storing the Nth (last) received dataNote 2	Storing the Nth (last) received data <sup>Note 2</sup>
(SIO0nL)		Use method	Not used.	Not used	When the Nth (last) transmission/reception is complete, read the Nth (last) data.	When the Nth (last) data has been received, read the Nth (last) data.
SOTBn (SOTBnL)	Write	Function	<ul> <li>Starting transmission/reception when written</li> <li>Storing the data to be transmitted</li> </ul>	_	<ul> <li>Starting transmission/reception when written</li> <li>Storing the data to be transmitted second and subsequently</li> </ul>	-
		Use method	<ul> <li>First, write a dummy data (FFH) to start transmission/reception.</li> <li>When transmission/reception is complete, write the data to be transmitted next.</li> </ul>	Not used	When transmission/reception is complete, write the data to be transmitted next to this register to start the next transmission/reception.	Not used
SOTBFn	Write	Function	-	_	Storing the data to be transmitted first <sup>Note 2</sup>	_
(SOTBFnL)		Use method	Not used	Not used	Before starting transmission/reception (writing to SOTBn), write the data to be transmitted first.	Not used

# Table 17-1. Use of Each Buffer Register

**Notes 1.** It is assumed that the number of data to be transmitted is N.

2. Neither reading nor writing will start communication.

**Remark** In the 16-bit mode, the registers not enclosed in parentheses are used; in the 8-bit mode, the registers in parentheses are used.

User's Manual U16890EJ1V0UD

CHAPTER 17 CLOCKED SERIAL INTERFACE 0 (CSI0)

## 17.4 Operation

# 17.4.1 Transmission/reception completion interrupt request signal (INTCSI0n)

The INTCSIOn signal is set (1) upon completion of data transmission/reception. Writing to the CSIMOn register clears (0) the INTCSIOn signal.

Caution The delay mode (CSIM0n.CSITn bit = 1) is valid only in the master mode (CSICn.CKS0n2 to CSICn.CKS0n0 bits are not 111B). The delay mode cannot be set when the slave mode is set (CKS0n2 to CKS0n0 bits = 111B).




Figure 17-2. Timing Chart of INTCSI0n Signal Output in Delay Mode

#### 17.4.2 Single transfer mode

## (1) Usage

In the receive-only mode (CSIM0n.TRMDn bit = 0), communication is started by reading the SIRBn/SIRBnL register.

In the transmission/reception mode (TRMDn bit = 1), communication is started by writing to the SOTBn/SOTBnL register.


In the slave mode, the operation must be enabled beforehand (CSIM0n.CSI0En bit = 1).


When communication is started, the value of the CSIM0n.CSOTn bit becomes 1 (transmission execution status).


Upon communication completion, the transmission/reception completion interrupt request signal (INTCSI0n) is generated, and the CSOTn bit is cleared (0). The next data communication request is then waited for.

Caution When the CSOTn bit = 1, do not manipulate the CSI0n register.

**Remark** n = 0, 1










#### 17.4.3 Continuous transfer mode

#### (1) Usage (receive-only: 8-bit data length)

- <1> Set the continuous transfer mode (CSIM0n.AUTOn bit = 1) and the receive-only mode (CSIM0n.TRMDn bit = 0).
- <2> Read the SIRBnL register (start transfer with dummy read).
- <3> When the transmission/reception completion interrupt request signal (INTCSI0n) has been generated, read the SIRBnL register<sup>Note</sup> (reserve next transfer).
- <4> Repeat step <3> (N 2) times. (N: Number of transfer data) Ignore the interrupt triggered by reception of the (N – 1)th data (at this time, the SIRBEnL register can be read).
- <5> Following generation of the last INTCSI0n signal, read the SIRBEnL register and the SIO0nL register<sup>Note</sup>.
- Note When transferring N number of data, receive data is loaded by reading the SIRBnL register from the first data to the (N 2)th data. The (N 1)th data is loaded by reading the SIRBEnL register, and the Nth (last) data is loaded by reading the SIO0nL register (refer to Table 17-1 Use of Each Buffer Register).






In the case of the continuous transfer mode, two transfer requests are set at the start of the first transfer. Following the INTCSIOn signal, transfer is continued if the SIRBnL register can be read within the next transfer reservation period. If the SIRBnL register cannot be read, transfer ends and the SIRBnL register does not receive the new value of the SIO0nL register.

The last data can be obtained by reading the SIO0nL register following completion of the transfer.

#### (2) Usage (transmission/reception: 8-bit data length)

- <1> Set the continuous transfer mode (CSIM0n.AUTOn bit = 1) and the transmission/reception mode (CSIM0n.TRMDn bit = 1).
- <2> Write the first data to the SOTBFnL register.
- <3> Write the 2nd data to the SOTBnL register (start transfer).
- <4> When the transmission/reception completion interrupt request signal (INTCSI0n) has been generated, write the next data to the SOTBnL register (reserve next transfer). Read the SIRBnL register to load the receive data.
- <5> Repeat step <4> as long as data to be sent remains.
- <6> When the INTCSIOn signal is generated, read the SIRBnL register to load the (N 1)th receive data (N: Number of transfer data).
- <7> Following the last INTCSIOn signal, read the SIOOnL register to load the Nth (last) receive data.





In the case of the continuous transfer mode, two transfer requests are set at the start of the first transfer. Following the INTCSIOn signal, transfer is continued if the SOTBnL register can be written within the next transfer reservation period. If the SOTBnL register cannot be written, transfer ends and the SIRBnL register does not receive the new value of the SIO0nL register.

The last receive data can be obtained by reading the SIO0nL register following completion of the transfer.

#### (3) Next transfer reservation period

In the continuous transfer mode, the next transfer must be prepared with the period shown in Figure 17-6.




Figure 17-6. Timing Chart of Next Transfer Reservation Period (1/2)




Figure 17-6. Timing Chart of Next Transfer Reservation Period (2/2)

## (4) Cautions

To continue continuous transfers, it is necessary to either read the SIRBn register or write to the SOTBn register during the transfer reservation period.

If access is performed to the SIRBn register or the SOTBn register when the transfer reservation period is over, the following occurs.

#### (i) In case of conflict between transfer request clear and register access

Since transfer request clear has higher priority, the next transfer request is ignored. Therefore, transfer is interrupted, and normal data transfer cannot be performed.





Figure 17-7. Transfer Request Clear and Register Access Conflict

(ii) In case of conflict between transmission/reception completion interrupt request signal (INTCSI0n) generation and register access

Since continuous transfer has stopped once, executed as a new continuous transfer.

In the slave mode, a bit phase error transfer error results (refer to Figure 17-8).

In the transmission/reception mode, the value of the SOTBFn register is retransmitted, and illegal data is sent.



#### Figure 17-8. Interrupt Request and Register Access Conflict

## 17.5 Output Pins

The following describes the output pins. For the setting of each pin, refer to **Table 4-16 Settings When Port Pins Are Used for Alternate Functions**.

## (1) SCK0n pin

When the CSI0n operation is disabled (CSIM0n.CSI0En bit = 0), the  $\overline{SCK0n}$  pin output status is as follows.

CKPn	CKS0n2	CKS0n1	CKS0n0	SCK0n Pin Output
0	Don't care	Don't care	Don't care	Fixed to high level
1	1	1	1	High impedance
	Other than abo	ove		Fixed to low level

Table 17-2. SCK0n Pin Output Status

**Remark** n = 0, 1

## (2) SO0n pin

When the CSI0n operation is disabled (CSI0En bit = 0), the SO0n pin output status is as follows.

TRMDn	DAPn	AUTOn	CCLn	DIRn	SO0n Pin Output
0	Don't care	Don't care	Don't care	Don't care	Fixed to low level
1	0	Don't care	Don't care	Don't care	SO latch value (low level)
	1	0	0	0	SOTBn7 bit value
				1	SOTBn0 bit value
			1	0	SOTBn15 bit value
				1	SOTBn0 bit value
		1	0	0	SOTBFn7 bit value
				1	SOTBFn0 bit value
			1	0	SOTBFn15 bit value
				1	SOTBFn0 bit value

Table 17-3. SOOn Pin Output Status

**Remark** n = 0, 1

# CHAPTER 18 CLOCKED SERIAL INTERFACE A (CSIA) WITH AUTOMATIC TRANSMIT/RECEIVE FUNCTION

In the V850ES/KG1, two channels of clocked serial interface A (CSIA) with automatic transmit/receive function are provided.

## **18.1 Functions**

CSIAn has the following two modes.

- 3-wire serial I/O mode
- 3-wire serial I/O mode with automatic transmit/receive function

#### (1) 3-wire serial I/O mode

This mode is used to transfer 8-bit data using three lines: a serial clock pin (SCKAn) and two serial data pins (SIAn and SOAn).

In addition, whether 8-bit data is transferred MSB or LSB first can be specified, so this interface can be connected to any device.

#### (2) 3-wire serial I/O mode with automatic transmit/receive function

This mode is used to transfer 8-bit data using three lines: a serial clock pin (SCKAn) and two serial data pins (SIAn and SOAn).

In addition, whether 8-bit data is transferred MSB or LSB first can be specified, so this interface can be connected to any device.

Data can be transferred to/from a display driver etc. without using software since a 32-byte buffer RAM is incorporated for automatic transfer.

- Maximum transfer speed: 2 MHz (in master mode)
- Master mode/slave mode selectable
- Transfer data length: 8 bits
- MSB/LSB-first selectable for transfer data
- Automatic transmit/receive function:

Number of transfer bytes can be specified between 1 and 32

Transfer interval can be specified (0 to 63 clocks)

Single transfer/repeat transfer selectable

- On-chip dedicated baud rate generator (6/8/16/32 divisions)
- 3-wire SOAn: Serial data output

SIAn: Serial data input

SCKAn: Serial clock I/O

- Transmission/reception completion interrupt request signal: INTCSIAn
- Internal 32-byte buffer RAM (used in 3-wire serial I/O mode with automatic transmit/receive function)

**Remark** n = 0, 1


# 18.2 Configuration

CSIAn consists of the following hardware.

Table 18-1.	Configuration	of CSIAn
-------------	---------------	----------

ltem	Configuration
Register	Serial I/O shift register An (SIOAn) Automatic data transfer address count register n (ADTCn) CSIAn buffer RAM (CSIAnBm, CSIAnBmL, CSIAnBmH) (m = 0 to F)
Control registers	Serial operation mode specification register n (CSIMAn) Serial status register n (CSISn) Serial trigger register n (CSITn) Divisor selection register n (BRGCAn) Automatic data transfer address point specification register n (ADTPn) Automatic data transfer interval specification register n (ADTIn)

Remark For the alternate-function pin settings, refer to Table 4-16 Settings When Port Pins Are Used for Alternate Functions.



## (1) Serial I/O shift register An (SIOAn)

This is an 8-bit register used to store transmit/receive data in 1-byte transfer mode (CSIMAn.ATEn bit = 0). Writing transmit data to the SIOAn register starts the transfer. In addition, after a transfer completion interrupt request signal (INTCSIAn) is generated (CSISn.TSFn bit = 0), data can be received by reading data from the SIOAn register.

This register can be read or written in 8-bit units. However, writing to the SIOAn register is prohibited when the CSISn.TSFn bit = 1.

After reset, this register is cleared to 00H.

- Cautions 1. A transfer operation is started by writing to SIOAn register. Consequently, when transmission is disabled (CSIMAn.TXEAn bit = 0), write dummy data to the SIOAn register to start the transfer operation, and then perform a receive operation.
  - 2. Do not write data to the SIOAn register while the automatic transmit/receive function is operating.

After res	et: 00H	R/W	Address:	SIOA0 FF	FFFD46H,	SIOA1 FF	FFFD56H	
	7	6	5	4	3	2	1	0
SIOAn	SIOAn7	SIOAn6	SIOAn5	SIOAn4	SIOAn3	SIOAn2	SIOAn1	SIOAn0
(n = 0, 1)								1

## (2) Automatic data transfer address count register n (ADTCn)

This is a register used to indicate buffer RAM addresses during automatic transfer. When automatic transfer is stopped, the data position when transfer stopped can be ascertained by reading ADTCn register value. This register is read-only, in 8-bit units. However, reading from the ADTCn register is prohibited when the CSISn.TSFn bit = 1.

After reset, this register is cleared to 00H.

After res	set: 00H	K A	ddress: Al	JICO FFFI	-FD47H, A	DIC1 FFF	-FD57H	
	7	6	5	4	3	2	1	0
DTCn	ADTCn7	ADTCn6	ADTCn5	ADTCn4	ADTCn3	ADTCn2	ADTCn1	ADTCn0
n = 0, 1)								

#### 18.3 Registers

Serial interface CSIAn is controlled by the following six registers.

- Serial operation mode specification register n (CSIMAn)
- Serial status register n (CSISn)
- Serial trigger register n (CSITn)
- Divisor selection register n (BRGCAn)
- Automatic data transfer address point specification register n (ADTPn)
- Automatic data transfer interval specification register n (ADTIn)

# (1) Serial operation mode specification register n (CSIMAn)

This is an 8-bit register used to control the serial transfer operation. This register can be read or written in 8-bit or 1-bit units. After reset, this register is cleared to 00H.

	<7>	6	5	4	<3>	<2>	<1>	0	
CSIMAn	CSIAEn	ATEn	ATMn	MASTERn	TXEAn	RXEAn	DIRAn	0	
(n = 0, 1)									
	CSIAEn		C	SIAn operation	on enable/	disable cor	itrol		
	0	Disable C	SIAn oper	ration (SOAn	: Low leve	I, SCKAn: I	ligh level)		
	1	Enable C	SIAn oper	ation					
	<ul> <li>When t the CS</li> <li>If the C initialize CSIAn</li> <li>If the C</li> </ul>	When the CSIAEn bit is cleared to 0, the CSIAn unit is reset <sup>Note</sup> asynchronously. When the CSIAEn bit = 0, the CSIAn unit is reset, so to operate CSIAn, first set the CSIAEn bit to 1. If the CSIAEn bit is cleared from 1 to 0, all the registers in the CSIAn unit are initialized. Before the CSIAEn bit is set to 1 again, first re-set the registers of the CSIAn unit. If the CSIAEn bit is cleared from 1 to 0, the buffer RAM value is not held. Also, when the CSIAEn bit = 0, the buffer RAM cannot be accessed.							
	ATEn		Automatic transfer operation enable/disable control						
	0	1-byte tra	1-byte transfer mode						
	1	Automatic	Automatic transfer mode						
	ATMn		Specification of automatic transfer mode						
	0	Single tra	nsfer mod	e (stops at a	ddress spe	ecified with	ADTPn re	gister)	
	1			de (Following nd transmissi			the ADTC	n register	
	MASTERn		Spe	cification of (	CSIAn ma	ster/slave n	node		
	0	Slave mo	de (synch	ronized with	SCKAn inp	out clock)			
	1	Master m	ode (sync	hronized with	internal c	lock)			
	TXEAn			Transmissior	enable/di	sable contr	ol		
	0	Disable tr	ansmissio	n (SOAn: Lo	w level)				
	1	Enable tra	ansmissio	n					
	RXEAn			Reception e	nable/disa	able control			
	0	Disable re	eception						
	1	Enable re	ception						
	DIRAn		S	pecification of	of transfer	data direct	on		
	0	MSB first							
	1	LSB first							

reset.

Г

# (2) Serial status register n (CSISn)

This is an 8-bit register used to select the serial clock and to indicate the transfer status of CSIAn. This register can be read or written in 8-bit or 1-bit units.

After reset, this register is cleared to 00H. However, rewriting the CSISn register is prohibited when the TSFn bit is 1.

	7	6	5	4	3	2	1		0	
CSISn	CKSAn1	-	0	0	-	0	0		TSFn	
(n = 0, 1)		0110/110	Ū							
(	CKSAn1	CKSAn0		Seria	I clock (fscka) s	election <sup>Note</sup>				
					20 MHz	16 MHz	2		10 MHz	
	0	0	0 fxx Setting prohibited Setting prohibit			bited		100 ns		
	0	1	fxx/2		100 ns	125 ns			200 ns	
	1	0	fxx/4		200 ns	250 ns			400 ns	
	1	1	fxx/8		400 ns	500 ns			800 ns	
	Rewriting	Rewriting CSISn is prohibited when the CSIMAn.CSIAEn bit is 1.								
	TSFn	TSFn Transfer status								
	0	0 CSIAEn bit = 0 At reset input At completion of specified transfer When transfer has been suspended by setting the CSITn.ATSTPn bit to 1								
	1	From tran	sfer start to	o comp	letion of specif	ied transfer				
I	• F • F	REGC = V REGC = C	bd = 4.0 t apacity, ∖	o 5.5 /dd = 4	following cor V: fscка ≤ 12 4.0 to 5.5 V: ↑ V: fscка ≤ 6 N	MHz fscka ≤ 6 M	1Hz			
	Cautions	<ul> <li>REGC = V<sub>DD</sub> = 2.7 to 4.0 V: fscka ≤ 6 MHz</li> <li>autions 1. The TSFn bit is read-only.</li> <li>2. When the TSFn bit = 1, rewriting the CSIMAn, CSISn, BRG ADTPn, ADTIn, and SIOAn registers is prohibited. However, the transfer buffer RAM can be rewritten.</li> </ul>								

#### (3) Serial trigger register n (CSITn)

The CSITn register between the buffer RAM and shift register is an 8-bit register used to control execution/stop of automatic data transfer.

This register can be read or written in 8-bit or 1-bit units. However, manipulate only when the CSIMAn.ATEn bit is 1 (manipulation prohibited when ATEn bit = 0).

After reset, this register is cleared to 00H.


	7	6	6 5 4 3 2 <1> <0>								
CSITn	0	0	0	0	0	0	ATSTPn	ATSTAn			
(n = 0, 1)			11								
	ATSTPn	TSTPn Automatic data transfer suspension									
	0										
	1	Stop automatic data transfer									
	request s after that. After auto suspensio A function interrupte	until immed ignal (INTC omatic trans on is stored n to resume d by setting	CSIAn) is ge sfer has bee I in the ADT automatic	enerated, a en suspend Cn registe data trans Pn bit to 1,	nd ATSTP led, the da r. fer is not p set each r	n is auton ta addres rovided, s	ompletion int natically clea s at the poin o if transfer l ain, and set	t of has been			
	ATSTAn			Automati	c data trar	sfer start					
	0				-						
	1	Start auto	omatic data	transfer							
	byte has	been transt until immed	ferred. liately befor	e the INTC			does not sta rated, and A				

## (4) Divisor selection register n (BRGCAn)

This is an 8-bit register used to control the serial transfer speed (divisor of CSIA clock).

This register can be read or written in 8-bit units. However, when the CSISn.TSFn bit is 1, rewriting the BRGCAn register is prohibited.

After reset, this register is set to 03H.



#### (5) Automatic data transfer address point specification register n (ADTPn)

This is an 8-bit register used to specify the buffer RAM address that ends transfer during automatic data transfer (CSIMAn.ATEn bit = 1).

This register can be read or written in 8-bit units. However, when the CSISn.TSFn bit is 1, rewriting the ADTPn register is prohibited.

After reset, this register is cleared to 00H.


In the V850ES/KG1, 00H to 1FH can be specified because 32 bytes of buffer RAM are incorporated.

**Example** When the ADTP0 register is set to 07H

8 bytes of FFFFE00H to FFFFE07H are transferred.

In repeat transfer mode (CSIMAn.ATMn bit = 1), transfer is performed repeatedly up to the address value specified by ADTPn.

**Example** When the ADTP0 register is set to 07H (repeat transfer mode) Transfer is repeated as FFFFE00H to FFFFE07H, ....



The relationship between buffer RAM address values and the ADTPn register setting values is shown below.

Buffer RAM Address Value	ADTP0 Register Setting Value	Buffer RAM Address Value	ADTP0 Register Setting Value
FFFFE00H	00H	FFFFE10H	10H
FFFFE01H	01H	FFFFE11H	11H
FFFFE02H	02H	FFFFE12H	12H
FFFFE03H	03H	FFFFE13H	13H
FFFFE04H	04H	FFFFE14H	14H
FFFFE05H	05H	FFFFE15H	15H
FFFFE06H	06H	FFFFE16H	16H
FFFFE07H	07H	FFFFE17H	17H
FFFFE08H	08H	FFFFE18H	18H
FFFFE09H	09H	FFFFE19H	19H
FFFFE0AH	0AH	FFFFE1AH	1AH
FFFFE0BH	0BH	FFFFE1BH	1BH
FFFFE0CH	0CH	FFFFE1CH	1CH
FFFFE0DH	0DH	FFFFE1DH	1DH
FFFFE0EH	0EH	FFFFE1EH	1EH
FFFFE0FH	0FH	FFFFE1FH	1FH

Table 18-2.	Relationship Betweer	n Buffer RAM Address	Values and ADT	P0 Register Setting Values

# Table 18-3. Relationship Between Buffer RAM Address Values and ADTP1 Register Setting Values

Buffer RAM Address Value	ADTP1 Register Setting Value	Buffer RAM Address Value	ADTP1 Register Setting Value
FFFFE20H	00H	FFFFE30H	10H
FFFFE21H	01H	FFFFE31H	11H
FFFFE22H	02H	FFFFE32H	12H
FFFFE23H	03H	FFFFE33H	13H
FFFFE24H	04H	FFFFE34H	14H
FFFFE25H	05H	FFFFE35H	15H
FFFFE26H	06H	FFFFE36H	16H
FFFFE27H	07H	FFFFE37H	17H
FFFFE28H	08H	FFFFE38H	18H
FFFFE29H	09H	FFFFE39H	19H
FFFFE2AH	0AH	FFFFE3AH	1AH
FFFFE2BH	0BH	FFFFE3BH	1BH
FFFFE2CH	0CH	FFFFE3CH	1CH
FFFFE2DH	0DH	FFFFE3DH	1DH
FFFFE2EH	0EH	FFFFE3EH	1EH
FFFFE2FH	0FH	FFFFE3FH	1FH

#### (6) Automatic data transfer interval specification register n (ADTIn)

This is an 8-bit register used to specify the interval period between 1-byte transfers during automatic data transfer (CSIMAn.ATEn bit = 1).

Set this register when in master mode (CSIMAn.MASTERn bit = 1) (setting is unnecessary in slave mode). Setting in 1-byte transfer mode (ATEn bit = 0) is also valid. When the interval time specified by the ADTIn register after the end of 1-byte transfer has elapsed, a transmission/reception completion interrupt request signal (INTCSIAn) is output. The number of clocks for the interval can be set to between 0 and 63 clocks. This register can be read or written in 8-bit units. However, when the CSISn.TSFn bit is 1, rewriting the

ADTIn register is prohibited.

After reset, this register is cleared to 00H.

After res	et: 00H	R/W	Address:	ADTI0 FF	FFFD45H,	ADTI1 FF	FFD55H	
	7	6	5	4	3	2	1	0
ADTIn	0	0	ADTIn5	ADTIn4	ADTIn3	ADTIn2	ADTIn1	ADTIn0
(n = 0, 1)								

The specified interval time is the transfer clock (specified by the BRGCAn register) multiplied by an integer value.

<b>Example</b> When ADTIn register = 03H	
Interval time of 3 clocks	

#### (7) CSIAn buffer RAM (CSIAnBm)

This area holds transmit/receive data (up to 32 bytes) in automatic transfer mode in 1-byte units.

This register can be read or written in 16-bit units. However, when the higher 8 bits and the lower 8 bits of the CSIAnBm register are used as the CSIAnBmH register and CSIAnBmL register, respectively, these registers can be read or written in 8-bit units.

After automatic transfer is started, only data equal to one byte more than the number of bytes stored in the ADTPn register is transmitted/received in sequence from the CSIAnB0L register.

- Cautions 1. To read the value of the CSIAnBm register after data is written to the register, wait for the duration of more than six clocks of fscka (serial clock set by the CSISn.CKSAn1 and CSISn.CKSAn0 bits) or until data is written to the buffer RAM at another address.
  - 2. When the main clock stops and the CPU operates on the subclock, do not access the CSIAnBm register.

For details, refer to 3.4.8 (2).

**Remark** n = 0, 1 m = 0 to F

Address	Symbol	R/W	Manipula	table Bits	After Reset
			8	16	
FFFFE00H	CSIA0B0	R/W			Undefined
FFFFE00H	CSIA0B0L	R/W			Undefined
FFFFE01H	CSIA0B0H	R/W	√		Undefined
FFFFE02H	CSIA0B1	R/W			Undefined
FFFFE02H	CSIA0B1L	R/W	√	v	Undefined
FFFFE03H	CSIA0B1H	R/W	√		Undefined
FFFFE04H	CSIA0B2	R/W	· · · ·		Undefined
FFFFE04H	CSIA0B2L	R/W	√	v	Undefined
FFFFE05H	CSIA0B2H	R/W	√		Undefined
FFFFE06H	CSIA0B2	R/W	v		Undefined
FFFFE06H	CSIA0B3	R/W	√	V	Undefined
		R/W	√		
FFFFE07H	CSIA0B3H		V	-1	Undefined
FFFFE08H	CSIA0B4	R/W	1		Undefined
FFFFE08H	CSIA0B4L	R/W	√		Undefined
FFFFE09H	CSIA0B4H	R/W	V	1	Undefined
FFFFE0AH	CSIA0B5	R/W			Undefined
FFFFE0AH	CSIA0B5L	R/W	√		Undefined
FFFFE0BH	CSIA0B5H	R/W			Undefined
FFFFE0CH	CSIA0B6	R/W			Undefined
FFFFE0CH	CSIA0B6L	R/W	V		Undefined
FFFFE0DH	CSIA0B6H	R/W			Undefined
FFFFE0EH	CSIA0B7	R/W			Undefined
FFFFE0EH	CSIA0B7L	R/W			Undefined
FFFFE0FH	CSIA0B7H	R/W			Undefined
FFFFE10H	CSIA0B8	R/W			Undefined
FFFFE10H	CSIA0B8L	R/W			Undefined
FFFFE11H	CSIA0B8H	R/W			Undefined
FFFFE12H	CSIA0B9	R/W		$\checkmark$	Undefined
FFFFE12H	CSIA0B9L	R/W			Undefined
FFFFE13H	CSIA0B9H	R/W	$\checkmark$		Undefined
FFFFE14H	CSIA0BA	R/W		$\checkmark$	Undefined
FFFFE14H	CSIA0BAL	R/W	$\checkmark$		Undefined
FFFFE15H	CSIA0BAH	R/W	$\checkmark$		Undefined
FFFFFE16H	CSIA0BB	R/W			Undefined
FFFFE16H	CSIA0BBL	R/W			Undefined
FFFFE17H	CSIA0BBH	R/W			Undefined
FFFFE18H	CSIA0BC	R/W			Undefined
FFFFE18H	CSIA0BCL	R/W			Undefined
FFFFE19H	CSIA0BCH	R/W	V		Undefined
FFFFE1AH	CSIA0BD	R/W			Undefined
FFFFE1AH	CSIA0BDL	R/W	√	•	Undefined
FFFFE1BH	CSIA0BDH	R/W			Undefined
FFFFE1CH	CSIA0BE	R/W			Undefined
FFFFE1CH	CSIA0BEL	R/W	√	*	Undefined
FFFFE1DH	CSIA0BEH	R/W	√		Undefined
FFFFE1EH	CSIA0BE	R/W	, v		Undefined
FFFFE1EH	CSIA0BFL	R/W	√	v	Undefined
FFFFE1FH	CSIA0BFH	R/W	√		Undefined

## Table 18-4. CSIA0 Buffer RAM

### Table 18-5. CSIA1 Buffer RAM

Address	Symbol	R/W	Manipula	table Bits	After Reset	
			8	16	1	
FFFFE20H	CSIA1B0	R/W			Undefined	
FFFFE20H	CSIA1B0L	R/W			Undefined	
FFFFE21H	CSIA1B0H	R/W			Undefined	
FFFFE22H	CSIA1B1	R/W			Undefined	
FFFFFE22H	CSIA1B1L	R/W			Undefined	
FFFFE23H	CSIA1B1H	R/W			Undefined	
FFFFE24H	CSIA1B2	R/W			Undefined	
FFFFE24H	CSIA1B2L	R/W			Undefined	
FFFFE25H	CSIA1B2H	R/W			Undefined	
FFFFE26H	CSIA1B3	R/W			Undefined	
FFFFE26H	CSIA1B3L	R/W			Undefined	
FFFFE27H	CSIA1B3H	R/W			Undefined	
FFFFE28H	CSIA1B4	R/W			Undefined	
FFFFE28H	CSIA1B4L	R/W			Undefined	
FFFFE29H	CSIA1B4H	R/W	<u>ب</u>		Undefined	
FFFFE2AH	CSIA1B5	R/W	,		Undefined	
FFFFE2AH	CSIA1B5L	R/W	√		Undefined	
FFFFE2BH	CSIA1B5H	R/W	√		Undefined	
FFFFE2CH	CSIA1B6	R/W			Undefined	
FFFFE2CH	CSIA1B6L	R/W	√	v	Undefined	
FFFFE2DH	CSIA1B6H	R/W	√		Undefined	
FFFFFE2EH	CSIA1B011 CSIA1B7	R/W	v		Undefined	
FFFFE2EH	CSIA1B7	R/W	√	v	Undefined	
FFFFE2FH	CSIA1B7E CSIA1B7H	R/W	√		Undefined	
FFFFE30H	CSIA1B7H CSIA1B8	R/W	V		Undefined	
FFFFE30H	CSIA1B8	R/W	√	N	Undefined	
			√			
FFFFE31H FFFFFE32H	CSIA1B8H	R/W	V		Undefined	
FFFFE32H	CSIA1B9 CSIA1B9L	R/W R/W	√	N	Undefined	
			√		Undefined	
FFFFE33H	CSIA1B9H	R/W	Ň	.1	Undefined	
FFFFE34H	CSIA1BA	R/W	-1	N	Undefined	
FFFFE34H	CSIA1BAL	R/W	√		Undefined	
FFFFE35H	CSIA1BAH	R/W	√	1		
FFFFE36H	CSIA1BB	R/W	1		Undefined	
FFFFE36H	CSIA1BBL	R/W	√		Undefined	
FFFFE37H	CSIA1BBH	R/W		1	Undefined	
FFFFE38H	CSIA1BC	R/W	1		Undefined	
FFFFE38H	CSIA1BCL	R/W	√ /		Undefined	
FFFFE39H	CSIA1BCH	R/W	V	1	Undefined	
FFFFE3AH	CSIA1BD	R/W			Undefined	
FFFFE3AH	CSIA1BDL	R/W			Undefined	
FFFFE3BH	CSIA1BDH	R/W	√		Undefined	
FFFFE3CH	CSIA1BE	R/W			Undefined	
FFFFE3CH	CSIA1BEL	R/W	√		Undefined	
FFFFE3DH	CSIA1BEH	R/W	V		Undefined	
FFFFE3EH	CSIA1BF	R/W			Undefined	
FFFFE3EH	CSIA1BFL	R/W	√		Undefined	
FFFFFE3FH	CSIA1BFH	R/W	$\checkmark$		Undefined	

### 18.4 Operation

CSIAn can be used in the following two modes.

- 3-wire serial I/O mode
- 3-wire serial I/O mode with automatic transmit/receive function

#### 18.4.1 3-wire serial I/O mode

The one-byte data transmission/reception is executed in the mode in which the CSIMAn.ATEn bit is cleared to 0. In this mode, communication is executed by using three lines: serial clock (SCKAn), serial data output (SOAn), and serial data input (SIAn) pins.

The 3-wire serial I/O mode is controlled by the following three registers.

- Serial operation mode specification register n (CSIMAn)
- Serial status register n (CSISn)
- Divisor selection register n (BRGCAn)

# Remarks 1. For the alternate-function pin settings, refer to Table 4-16 Settings When Port Pins Are Used for Alternate Functions.

**2.** n = 0, 1

#### (1) 1-byte transmission/reception communication operation

#### (a) 1-byte transmission/reception

When the CSIMAn.CSIAEn bit and the CSIMAn.ATEn bit = 1, 0, respectively, if transfer data is written to the SIOAn register, the data is output via the SOA0 pin in synchronization with the  $\overline{SCKAn}$  pin falling edge, and then input via the SIAn pin in synchronization with the falling edge of the  $\overline{SCKAn}$  pin, and stored in the SIOAn register in synchronization with the rising edge 1 clock later.

Data transmission and data reception can be performed simultaneously.

If only reception is to be performed, transfer can only be started by writing a dummy value to the SIOAn register.

When transfer of 1 byte is complete, a transmission/reception completion interrupt request signal (INTCSIAn) is generated.

In 1-byte transmission/reception, the setting of the CSIMAn.ATMn bit is invalid.

Be sure to read data after confirming that the CSISn.TSFn bit = 0.

# Caution Determine the setting procedure of alternate-function pins considering the relationship with the communication partner.





Figure 18-2. 3-Wire Serial I/O Mode Timing

#### (b) Data format

In the data format, data is changed in synchronization with the  $\overline{SCKAn}$  pin falling edge as shown in Figure 18-3.

The data length is fixed to 8 bits and the data transfer direction can be switched by the specification of the CSIMAn.DIRAn bit.





#### (c) Switching MSB/LSB as start bit

Figure 18-4 shows the configuration of the SIOAn register and the internal bus. As shown in the figure, MSB/LSB can be read or written in reverse form.

Switching MSB/LSB as the start bit can be specified using the CSIMAn.DIRAn bit.

Start bit switching is realized by switching the bit order for data written to the SIOAn register. The SIOAn register shift order remains unchanged.

Thus, switching between MSB-first and LSB-first must be performed before writing data to the SIOAn register.




Figure 18-4. Transfer Bit Order Switching Circuit

#### (d) Transfer start

Serial transfer is started by setting transfer data to the SIOAn register when the following two conditions are satisfied.

- CSIAn operation control bit (CSIMAn.CSIAEn) = 1
- Other than during serial communication

# Caution If the CSIAEn bit is set to 1 after data is written to the SIOAn register, communication does not start.

Upon termination of 8-bit communication, serial communication automatically stops and the transmission/reception completion interrupt request signal (INTCSIAn) is generated.

**Remark** n = 0, 1

#### 18.4.2 3-wire serial I/O mode with automatic transmit/receive function

Up to 32 bytes of data can be transmitted/received without using software in the mode in which the CSIMAn.ATEn bit is set to 1. After communication is started, only data of the set number of bytes stored in RAM in advance can be transmitted, and only data of the set number of bytes can be received and stored in RAM.

The 3-wire serial I/O mode with automatic transmit/receive function is controlled by the following registers.

- Serial operation mode specification register n (CSIMAn)
- Serial status register n (CSISn)
- Serial trigger register n (CSITn)
- Divisor selection register n (BRGCAn)
- Automatic data transfer address point specification register n (ADTPn)
- Automatic data transfer interval specification register n (ADTIn)
- Remarks 1. For the alternate-function pin settings, refer to Table 4-16 Settings When Port Pins Are Used for Alternate Functions.
  - **2.** n = 0, 1

#### (1) Automatic transmit/receive data setting

#### (a) Transmit data setting

- <1> Write transmit data from the least significant address FFFFE00H/FFFFE20H of buffer RAM (up to FFFFE1FH/FFFFE3FH at maximum). The transmit data should be in the order from lower address to higher address.
- <2> Set the ADTPn register to the value obtained by subtracting 1 from the number of transmit data bytes.

#### (b) Automatic transmission/reception mode setting

- <1> Set the CSIMAn.CSIAEn bit and the CSIMAn.ATEn bit to 11.
- <2> Set the CSIMAn.RXEAn bit and the CSIMAn.TXEAn bit to 11.
- <3> Set a data transfer interval in the ADTIn register.
- <4> Set the CSITn.ATSTAn bit to 1.

The following operations are automatically carried out when (a) and (b) are carried out.

- After the buffer RAM data indicated by the ADTCn register is transferred to the SIOAn register, transmission is carried out (start of automatic transmission/reception).
- The received data is written to the buffer RAM address indicated by the ADTCn register.
- ADTCn register is incremented and the next data transmission/reception is carried out. Data transmission/reception continues until the ADTCn register incremental output matches the set value of the ADTPn register (end of automatic transmission/reception). However, if the CSIMAn.ATMn bit is set to 1 (continuous transfer mode), the ADTCn register is cleared after a match between the ADTPn and ADTCn registers, and then repeated transmission/reception is started.
- When automatic transmission/reception is terminated, the CSISn.TSFn bit is cleared to 0.

# Caution Determine the setting procedure of alternate-function pins considering the relationship with the communication partner.

**Remark** n = 0, 1

#### (2) Automatic transmission/reception communication operation

#### (a) Automatic transmission/reception mode

Automatic transmission/reception can be performed using buffer RAM.

The data stored in the buffer RAM is output from the SOAn pin via the SIOAn register in synchronization with the SCKAn pin falling edge by performing (a) and (b) in (1) Automatic transmit/receive data setting.

The data is then input from the SIAn pin via the SIOAn register in synchronization with the serial clock falling edge of the SCKAn pin and the receive data is stored in the buffer RAM in synchronization with the rising edge 1 clock later.

Data transfer ends if the CSISn.TSFn bit is cleared to 0 when any of the following conditions is met.


- Reset by clearing the CSIMAn.CSIAEn bit to 0
- Transfer of 1 byte is complete by setting the CSITn.ATSTPn bit to 1
- Transfer of the range specified by the ADTPn register is complete

At this time, a transmission/reception completion interrupt request signal (INTCSIAn) is generated except when the CSIAEn bit = 0.


If a transfer is terminated in the middle, transfer starting from the remaining data is not possible. Read the ADTCn register to confirm how much of the data has already been transferred, set the transfer data again, and perform (a) and (b) in **(1)** Automatic transmit/receive data setting.

Figure 18-5 shows the operation timing in automatic transmission/reception mode and Figure 18-6 shows the operation flowchart. Figure 18-7 shows the operation of the buffer RAM when 6 bytes of data are transmitted/received.

**Remark** n = 0, 1



#### Figure 18-5. Automatic Transmission/Reception Mode Operation Timings





In 6-byte transmission/reception (CSIMAn.ATMn bit = 0, CSIMAn.RXEAn bit = 1, CSIMAn.TXEAn bit = 1) in automatic transmission/reception mode, buffer RAM operates as follows.

#### (i) When transmission/reception operation is started (refer to Figure 18-7 (a).)

When the CSITn.ATSTAn bit is set to 1, transmit data 1 (T1) is transferred from the buffer RAM to the SIOAn register. When transmission of the first byte is completed, receive data 1 (R1) is transferred from the SIOAn register to the buffer RAM, and the ADTCn register is incremented. Then transmit data 2 (T2) is transferred from the buffer RAM to the SIOAn register.


#### (ii) 4th byte transmission/reception point (refer to Figure 18-7 (b).)


Transmission/reception of the third byte is completed, and transmit data 4 (T4) is transferred from the buffer RAM to the SIOAn register. When transmission of the fourth byte is completed, the receive data 4 (R4) is transferred from the SIOAn register to the buffer RAM, and the ADTCn register is incremented.


#### (iii) Completion of transmission/reception (refer to Figure 18-7 (c).)

When transmission of the sixth byte is completed, receive data 6 (R6) is transferred from SIOAn register to the buffer RAM, and the transmission/reception completion interrupt request signal (INTCSIAn) is generated.

# Figure 18-7. Buffer RAM Operation in 6-Byte Transmission/Reception (in Automatic Transmission/Reception Mode) (1/2)







#### (b) Automatic transmission mode

In this mode, the specified number of 8-bit unit data are transmitted.

Serial transfer is started when the CSITn.ATSTAn bit is set to 1 while the CSIMAn.CSIAEn, CSIMAn.ATEn, and CSIMAn.TXEAn bits are set to 1.

When the final byte has been transmitted, an interrupt request signal (INTCSIAn) is generated.

Figure 18-8 shows the automatic transmission mode operation timing, and Figure 18-9 shows the operation flowchart. Figure 18-10 shows the operation of the buffer RAM when 6 bytes of data are transmitted.



SCKAn	
SOAn	XD7XD6XD5XD4XD3XD2XD1XD0 XD7XD6XD5XD4XD3XD2XD1XD0
INTCSIAn	
TSFn	
Ca	<ol> <li>Because, in the automatic transmission mode, the automatic transmit/receive function reads data from the buffer RAM after 1-byte transmission, an interval is inserted until the next transmission. As the buffer RAM read is performed at the same time as CPU processing, the interval is dependent upon the value of the ADTIn register.</li> <li>When the TSFn bit is cleared, the SOAn pin becomes low level.</li> <li>If CPU access to the buffer RAM conflicts with CSIAn read/write during the interval time, the interval time becomes longer.</li> </ol>
Re	emark n = 0, 1




Figure 18-9. Automatic Transmission Mode Flowchart

In 6-byte transmission (CSIMAn.ATMn bit = 0, CSIMAn.RXEAn bit = 0, CSIMAn.TXEAn bit = 1, CSIMAn.ATEn bit = 1) in automatic transmission mode, buffer RAM operates as follows.

#### (i) When transmission is started (refer to Figure 18-10 (a).)

When the CSITn.ATSTAn bit is set to 1, transmit data 1 (T1) is transferred from the buffer RAM to the SIOAn register. When transmission of the first byte is completed, the ADTCn register is incremented. Then transmit data 2 (T2) is transferred from the buffer RAM to the SIOAn register.


#### (ii) 4th byte transmission point (refer to Figure 18-10 (b).)

Transmission of the third byte is completed, and transmit data 4 (T4) is transferred from the buffer RAM to the SIOAn register. When transmission of the fourth byte is completed, the ADTCn register is incremented.

#### (iii) Completion of transmission (refer to Figure 18-10 (c).)

When transmission of the sixth byte is completed, the interrupt request signal (INTCSIAn) is generated, and the TFSn flag is cleared to 0.

# Figure 18-10. Buffer RAM Operation in 6-Byte Transmission (in Automatic Transmission Mode) (1/2)






Figure 18-10. Buffer RAM Operation in 6-Byte Transmission (in Automatic Transmission Mode) (2/2)

#### (c) Repeat transmission mode


In this mode, data stored in the buffer RAM is transmitted repeatedly.

Serial transfer is started when the CSITn.ATSTAn bit is set to 1 while the CSIMAn.CSIAEn, CSIMAn.ATEn, CSIMAn.ATMn, and CSIMAn.TXEAn bits are set to 1.

Unlike the basic transmission mode, after the specified number of bytes has been transmitted, the transmission/reception completion interrupt request signal (INTCSIAn) is not generated, the ADTCn register is reset to 0, and the buffer RAM contents are transmitted again.

The repeat transmission mode operation timing is shown in Figure 18-11, and the operation flowchart in Figure 18-12. Figure 18-13 shows the operation of the buffer RAM when 6 bytes of data are transmitted in the repeat transmission mode.








Figure 18-12. Repeat Transmission Mode Flowchart

In 6-byte transmission (CSIMAn.ATMn bit = 1, CSIMAn.RXEAn bit = 0, CSIMAn.TXEAn bit = 1, CSIMAn.ATEn bit = 1) in repeat transmission mode, buffer RAM operates as follows.

#### (i) When transmission is started (refer to Figure 18-13 (a).)

When the CSITn.ATSTAn bit is set to 1, transmit data 1 (T1) is transferred from the buffer RAM to the SIOAn register. When transmission of the first byte is completed, the ADTCn register is incremented. Then transmit data 2 (T2) is transferred from the buffer RAM to the SIOAn register.

#### (ii) Upon completion of transmission of 6 bytes (refer to Figure 18-13 (b).)


When transmission of the sixth byte is completed, the interrupt request signal (INTCSIAn) is not generated.


The ADTCn register is reset to 0.

#### (iii) 7th byte transmission point (refer to Figure 18-13 (c).)

Transmit data 1 (T1) is transferred from the buffer RAM to SIOAn register again. When transmission of the first byte is completed, the ADTCn register is incremented. Then transmit data 2 (T2) is transferred from the buffer RAM to the SIOAn register.

### Figure 18-13. Buffer RAM Operation in 6-Byte Transmission (in Repeat Transmission Mode) (1/2)






# Figure 18-13. Buffer RAM Operation in 6-Byte Transmission (in Repeat Transmission Mode) (2/2)

#### (d) Data format

In the data format, data is changed in synchronization with the SCKAn pin falling edge as shown in Figure 18-14.

The data length is fixed to 8 bits and the data transfer direction can be switched by the specification of the CSIMAn.DIRAn bit.





#### (e) Automatic transmission/reception suspension and restart


Automatic transmission/reception can be temporarily suspended by setting the CSITn.ATSTPn bit to 1. During 8-bit data transfer, the transmission/reception is not suspended. It is suspended upon completion of 8-bit data transfer.

When suspended, the CSISn.TSFn bit is cleared to 0 after transfer of the 8th bit.

To restart automatic transmission/reception, set the CSITn.ATSTAn bit to 1. The remaining data can be transmitted in this way.

- Cautions 1. If the IDLE instruction is executed during automatic transmission/reception, transfer is suspended and the IDLE mode is set if during 8-bit data transfer. When the IDLE mode is cleared, automatic transmission/reception is restarted from the suspended point.
  - 2. When suspending automatic transmission/reception, do not change the operating mode to 3-wire serial I/O mode while the TSFn bit = 1.





To use the I<sup>2</sup>C bus function, set the P38/SDA0 and P39/SCL0 pins to N-ch open drain output as the alternate function.

In the V850ES/KG1, one channel of  $I^2C$  bus is provided. The products with an on-chip  $I^2C$  bus are shown below.

μPD703212Y, 703213Y, 703214Y, 703215Y, 70F3214Y, 70F3214HY, 70F3215HY

#### **19.1 Features**

The I<sup>2</sup>C0 has the following two modes.

- Operation stop mode
- I<sup>2</sup>C (Inter IC) bus mode (multimaster supported)

#### (1) Operation stop mode

This mode is used when serial transfers are not performed. It can therefore be used to reduce power consumption.

#### (2) I<sup>2</sup>C bus mode (multimaster supported)

This mode is used for 8-bit data transfers with several devices via two lines: a serial clock (SCL0) line and a serial data bus (SDA0) line.

This mode complies with the I<sup>2</sup>C bus format and the master device can output "start condition", "data", and "stop condition" data to the slave device, via the serial data bus. The slave device automatically detects these received data by hardware. This function can simplify the part of application program that controls the I<sup>2</sup>C bus. Since the SCL0 and SDA0 pins are used for N-ch open drain outputs, I<sup>2</sup>C0 requires pull-up resistors for the serial clock line and the serial data bus line.




Figure 19-1. Block Diagram of I<sup>2</sup>C0

A serial bus configuration example is shown below.




Figure 19-2. Serial Bus Configuration Example Using I<sup>2</sup>C Bus

### 19.2 Configuration

l<sup>2</sup>C0 includes the following hardware.

Table 19-1.	Configuration of I <sup>2</sup> C0
-------------	------------------------------------

Item	Configuration
Registers	IIC shift register 0 (IIC0) Slave address register 0 (SVA0)
Control registers	IIC control register 0 (IICC0) IIC status register 0 (IICS0) IIC flag register 0 (IICCF0) IIC clock selection register 0 (IICCL0) IIC function expansion register 0 (IICX0)

# (1) IIC shift register 0 (IIC0)

The IIC0 register is used to convert 8-bit serial data to 8-bit parallel data and to convert 8-bit parallel data to 8bit serial data. The IIC0 register can be used for both transmission and reception.

Write and read operations to the IIC0 register are used to control the actual transmit and receive operations. The IIC0 register can be read or written in 8-bit units.

After reset, IIC0 is cleared to 00H.

#### (2) Slave address register 0 (SVA0)

The SVA0 register sets local addresses when in slave mode. The SVA0 register can be read or written in 8-bit units. After reset, SVA0 is cleared to 00H.

#### (3) SO latch

The SO latch is used to retain the SDA0 pin's output level.

#### (4) Wakeup controller

This circuit generates an interrupt request signal (INTIIC0) when the address received by this register matches the address value set to the SVA0 register or when an extension code is received.

#### (5) Prescaler

This selects the sampling clock to be used.

#### (6) Serial clock counter

This counter counts the serial clocks that are output and the serial clocks that are input during transmit/receive operations and is used to verify that 8-bit data was sent or received.

#### (7) Interrupt request signal generator

This circuit controls the generation of interrupt request signals (INTIIC0). An  $I^2C$  interrupt is generated following either of two triggers.

- Falling of the eighth or ninth clock of the serial clock (set by IICC0.WTIM0 bit)
- Interrupt request generated when a stop condition is detected (set by IICC0.SPIE0 bit)

#### (8) Serial clock controller

In master mode, this circuit generates the clock output via the SCL0 pin from a sampling clock.

#### (9) Serial clock wait controller

This circuit controls the wait timing.

(10) ACK output circuit, stop condition detector, start condition detector, and ACK detector These circuits are used to output and detect various control signals.

# (11) Data hold time correction circuit

This circuit generates the hold time for data corresponding to the falling edge of the serial clock.

#### (12) Start condition generator

This circuit generates a start condition when the IICC0.STT0 bit is set. However, in the communication reservation disabled status (IICF0.IICRSV0 bit = 1), when the bus is not released (IICF0.IICBSY0 bit = 1), start condition requests are ignored and the IICF0.STCF0 bit is set to 1.

#### (13) Bus status detector

This circuit detects whether or not the bus is released by detecting start conditions and stop conditions. However, as the bus status cannot be detected immediately following operation, the initial status is set by the IICF0.STCEN0 bit.

#### **19.3 Registers**

I<sup>2</sup>C0 is controlled by the following registers.

- IIC control register 0 (IICC0)
- IIC status register 0 (IICS0)
- IIC flag register 0 (IICF0)
- IIC clock selection register 0 (IICCL0)
- IIC function expansion register 0 (IICX0)

The following registers are also used.

- IIC shift register 0 (IIC0)
- Slave address register 0 (SVA0)

# Remark For the alternate-function pin settings, refer to Table 4-16 Settings When Port Pins Are Used for Alternate Functions.

#### (1) IIC control register 0 (IICC0)

The IICC0 register is used to enable/stop  $l^2C0$  operations, set wait timing, and set other  $l^2C$  operations. The IICC0 register can be read or written in 8-bit or 1-bit units. After reset, IICC0 is cleared to 00H.

fter reset:	00H	R/W		Address	: FFFFFD82	2H			
	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>	
IICC0	IICE0	LREL0	WREL0	SPIE0	WTIMO	ACKE0	STT0	SPT0	
L						11			
IICE0	E0 I <sup>2</sup> C0 operation enable/disable specification								
0	Stop operation. Reset the IICS0 register <sup>Note 1</sup> . Stop internal operation.								
1	Enable operation.								
Condition	tion for clearing (IICE0 bit = 0) Condition for setting (IICE0 bit = 1)								
<ul><li>Cleared</li><li>Reset</li></ul>	Cleared by instruction • Set by instruction								
LREL0				Exit	from commu	inications			
0	Normal op	eration							
The stanc are met.	The STT0 cleared to dby mode f	-	.MSTS0, IIC	S0.EXC0, IIC	CS0.COI0, II				STD0 bits are
An addr	ess match	or extension of	code receptio	on occurs after	er the start c	ondition.			
		g (LREL0 bit =	,		Condi	tion for setting	g (LREL0 bi	t = 1)	
<ul><li>Automat</li><li>Reset</li></ul>	tically clea	red after exec	ution		• Set	by instruction			
WREL0				W	ait cancellati	on control			
0	Do not o	cancel wait							
1	Cancel	wait. This set	ting is autom	atically clear	ed to 0 after	wait is cance	led.		
Condition	for clearing	g (WREL0 bit	= 0) <sup>Note 2</sup>		Condi	tion for settin	g (WREL0 b	it = 1)	

**2.** This flag's signal is invalid when the IICE0 bit = 0.

(2/4)
(-, .)

SPIE0	Enable/disable generation of interrupt request when stop condition is detected					
0	Disable					
1	Enable					
Condition	for clearing (SPIE0 bit = $0$ ) <sup>Note</sup>	Condition for setting (SPIE0 bit = 1)				
<ul><li>Cleared</li><li>Reset</li></ul>	by instruction	Set by instruction				
WTIMO	Control of wait and interrupt request generation					
0	Interrupt request is generated at the eighth clock's falling edge. Master mode: After output of eight clocks, clock output is set to low level and wait is set. Slave mode: After input of eight clocks, the clock is set to low level and wait is set for master device.					
	Interrupt request is generated at the ninth clock's falling edge. Master mode: After output of nine clocks, clock output is set to low level and wait is set. Slave mode: After input of nine clocks, the clock is set to low level and wait is set for master device.					
The settin	Master mode: After output of nine clocks, clock Slave mode: After input of nine clocks, the clo pt is generated at the falling of the 9th clock du g of this bit is valid when the address transfer is	k output is set to low level and wait is set. ock is set to low level and wait is set for master device. rring address transfer independently of the setting of this bit. s completed. When in master mode, a wait is inserted at the				
An interru The settin falling edg inserted a device has	Master mode: After output of nine clocks, clock Slave mode: After input of nine clocks, the clo pt is generated at the falling of the 9th clock du ing of this bit is valid when the address transfer is ge of the ninth clock during address transfers. For at the falling edge of the ninth clock after an ack is received an extension code, a wait is inserted a	k output is set to low level and wait is set. ock is set to low level and wait is set for master device. uring address transfer independently of the setting of this bit. s completed. When in master mode, a wait is inserted at the for a slave device that has received a local address, a wait is snowledge signal (ACK) is issued. However, when the slave at the falling edge of the eighth clock.				
An interru The settin falling edg inserted a device has	Master mode: After output of nine clocks, clock Slave mode: After input of nine clocks, the clo pt is generated at the falling of the 9th clock du g of this bit is valid when the address transfer is ge of the ninth clock during address transfers. For at the falling edge of the ninth clock after an ack	k output is set to low level and wait is set. ock is set to low level and wait is set for master device. uring address transfer independently of the setting of this bit. s completed. When in master mode, a wait is inserted at the or a slave device that has received a local address, a wait is knowledge signal (ACK) is issued. However, when the slave				
An interru The settin falling edg inserted a device has Condition • Cleared	Master mode: After output of nine clocks, clock Slave mode: After input of nine clocks, the clo pt is generated at the falling of the 9th clock du ing of this bit is valid when the address transfer is ge of the ninth clock during address transfers. For at the falling edge of the ninth clock after an ack is received an extension code, a wait is inserted a	k output is set to low level and wait is set. ock is set to low level and wait is set for master device. uring address transfer independently of the setting of this bit. s completed. When in master mode, a wait is inserted at the for a slave device that has received a local address, a wait is snowledge signal (ACK) is issued. However, when the slave at the falling edge of the eighth clock.				
An interru The settin falling edg inserted a device has Condition • Cleared	Master mode: After output of nine clocks, clock Slave mode: After input of nine clocks, the clo put is generated at the falling of the 9th clock du of this bit is valid when the address transfer is ge of the ninth clock during address transfers. For the falling edge of the ninth clock after an ack is received an extension code, a wait is inserted a for clearing (WTIM0 bit = 0) <sup>Note</sup> by instruction	k output is set to low level and wait is set. ock is set to low level and wait is set for master device. uring address transfer independently of the setting of this bit. is completed. When in master mode, a wait is inserted at the or a slave device that has received a local address, a wait is snowledge signal ( $\overline{ACK}$ ) is issued. However, when the slave it the falling edge of the eighth clock. Condition for setting (WTIM0 bit = 1)				
An interru The settin falling edg inserted a device has Condition • Cleared • Reset	Master mode: After output of nine clocks, clock Slave mode: After input of nine clocks, the clo put is generated at the falling of the 9th clock du of this bit is valid when the address transfer is ge of the ninth clock during address transfers. For the falling edge of the ninth clock after an ack is received an extension code, a wait is inserted a for clearing (WTIM0 bit = 0) <sup>Note</sup> by instruction	k output is set to low level and wait is set. ock is set to low level and wait is set for master device. uring address transfer independently of the setting of this bit. s completed. When in master mode, a wait is inserted at the for a slave device that has received a local address, a wait is snowledge signal (ACK) is issued. However, when the slave it the falling edge of the eighth clock. Condition for setting (WTIM0 bit = 1) • Set by instruction				
An interru The settin falling edg inserted a device has Condition • Cleared • Reset ACKE0	Master mode: After output of nine clocks, clock Slave mode: After input of nine clocks, the clo spectrum of the second stransfer is generated at the falling of the 9th clock during of this bit is valid when the address transfer is ge of the ninth clock during address transfers. For at the falling edge of the ninth clock after an ack is received an extension code, a wait is inserted a for clearing (WTIM0 bit = 0) <sup>Note</sup> by instruction Ackin Disable acknowledgment.	k output is set to low level and wait is set.         ock is set to low level and wait is set for master device.         uring address transfer independently of the setting of this bit.         s completed.       When in master mode, a wait is inserted at the for a slave device that has received a local address, a wait is insweldge signal (ACK) is issued. However, when the slave it the falling edge of the eighth clock.         Condition for setting (WTIM0 bit = 1)         • Set by instruction				
An interru The settin falling edg inserted a device has Condition • Cleared • Reset ACKE0 0 1	Master mode: After output of nine clocks, clock         Slave mode: After input of nine clocks, the clock         upt is generated at the falling of the 9th clock duing of this bit is valid when the address transfer is         upt of the ninth clock during address transfers. For the falling edge of the ninth clock after an ack is received an extension code, a wait is inserted a         for clearing (WTIM0 bit = 0) <sup>Note</sup> by instruction         Ackn         Disable acknowledgment.         Enable acknowledgment.	k output is set to low level and wait is set.         ock is set to low level and wait is set for master device.         uring address transfer independently of the setting of this bit.         s completed.       When in master mode, a wait is inserted at the for a slave device that has received a local address, a wait is insweldge signal (ACK) is issued. However, when the slave it the falling edge of the eighth clock.         Condition for setting (WTIM0 bit = 1)         • Set by instruction				

(3/4)

	Start condition trigger
0	Do not generate a start condition.
1	<ul> <li>When bus is released (in STOP mode):</li> <li>Generate a start condition (for starting as master). The SDA0 line is changed from high level to low level and then the start condition is generated. Next, after the rated amount of time has elapsed, the SCL0 line is changed to low level.</li> <li>When a third party is communicating <ul> <li>When communication reservation function is enabled (IICF0.IICRSV0 bit = 0)</li> <li>Functions as the start condition reservation flag. When set to 1, automatically generates a start condition after the bus is released.</li> <li>When communication reservation function is disabled (IICRSV0 bit = 1)</li> <li>The IICF0.STCF0 bit is set to 1. No start condition is generated.</li> </ul> </li> </ul>
	Generates a restart condition after releasing the wait. oncerning set timing reception: Cannot be set to 1 during transfer. Can be set to 1 only when the ACKE0 bit has been
For master For master	Generates a restart condition after releasing the wait. oncerning set timing reception: Cannot be set to 1 during transfer. Can be set to 1 only when the ACKE0 bit has been cleared to 0 and slave has been notified of final reception. transmission: A start condition cannot be generated normally during the ACK0 period. Set to 1 during the wait period.
For master For master • Cannot b	Generates a restart condition after releasing the wait. oncerning set timing reception: Cannot be set to 1 during transfer. Can be set to 1 only when the ACKE0 bit has been cleared to 0 and slave has been notified of final reception. transmission: A start condition cannot be generated normally during the ACK0 period. Set to 1 during the

Remark The STT0 bit is 0 if it is read after data setting.

(4/4)

	Stop condition trigger					
0	Stop condition is not generated.					
1	Stop condition is generated (termination of master device's transfer). After the SDA0 line goes to low level, either set the SCL0 line to high level or wait until the SCL0 pi goes to high level. Next, after the rated amount of time has elapsed, the SDA0 line is changed from low level to high level and a stop condition is generated.					
Cautions	concerning setti	na timina				
	er reception:	Cannot be set to 1 during transfer. Ca	n be set to 1 only when the ACKE0 bit ha period after slave has been notified of fina			
For maste	er transmission:	•	rmally during the ACK signal period. Set to			
When th of eight	ne WTIM0 bit ha clocks, note tha	t a stop condition will be generated during t	to 1 during the wait period that follows output the high-level period of the ninth clock.			
		•	<b>o</b> 1			
output c clock.		nd the SPT0 bit should be set to 1 during t	t from 0 to 1 during the wait period following the wait period that follows output of the nint Condition for setting (SPT0 bit = 1)			
output o clock. Condition • Cleared • Automa • When th	f eight clocks, a for clearing (SP by loss in arbitr tically cleared af	nd the SPT0 bit should be set to 1 during to T0  bit = 0) <sup>Note 2</sup> ation (ter stop condition is detected (exit from communications)	the wait period that follows output of the nint			

**Remark** The SPT0 bit is 0 if it is read after data setting.

# (2) IIC status register 0 (IICS0)

The IICS0 register indicates the status of the  $I^2C0$  bus. The IICS0 register is read-only, in 8-bit or 1-bit units. After reset, IICS0 is cleared to 00H.

# Caution When the main clock is stopped and the CPU is operating on the subclock, do not access the IICS0 register using an access method that causes a wait. For details, refer to 3.4.8 (2).

After reset:	00H	R		Address	: FFFFFD86	ЯH			
	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>	
IICS0	MSTS0	ALD0	EXC0	COI0	TRC0	ACKD0	STD0	SPD0	
MSTS0	Master device status								
0	Slave devic	ce status or c	ommunication	standby s	tatus				
1	Master dev	ice communi	cation status						
Condition	for clearing (N	ASTS0 bit =	D)		Condition for	or setting (MS	TS0 bit = 1)	1	
<ul> <li>When the IICC0.IICE0 bit changes from 1 to 0 (operation stop)</li> <li>Reset</li> </ul>									
ALD0				Detectio	on of arbitratio	on loss			
ALDU	This status	means eithe	r that there wa	as no arbit	ration or that	the arbitratio	n result was	a "win".	
ALD0	This status indicates the arbitration result was a "loss".					a "loss". The MSTS0 bit is cleared to 0.			
-	This status				Condition for	Condition for setting (ALD0 bit = 1)			
0	for clearing (A	ALD0 bit = 0)							

**Note** This register is also cleared when a bit manipulation instruction is executed for bits other than the IICS0 register.

(2/3)

EXC0	Detection of extension code reception				
0	Extension code was not received.				
1	Extension code was received.				
Condition for clearing (EXC0 bit = 0) Condition for setting (EXC0 bit = 1)					
When a     Cleared	start condition is detected stop condition is detected by the LREL0 bit = 1 (exit from communications) e IICE0 bit changes from 1 to 0 (operation stop)	• When the higher four bits of the received address data is either "0000" or "1111" (set at the rising edge of the eighth clock).			

COI0	Detection of matching addresses				
0	Addresses do not match.				
1	Addresses match.				
Condition	for clearing (COI0 bit = 0)	Condition for setting (COI0 bit = 1)			
When a     Cleared	start condition is detected stop condition is detected by the LREL0 bit = 1 (exit from communications) e IICE0 bit changes from 1 to 0	• When the received address matches the local address (SVA0 register) (set at the rising edge of the eighth clock).			

TRC0	Detection of	f transmit/receive status			
0	Receive status (other than transmit status). The	SDA0 line is set for high impedance.			
1	Transmit status. The value in the SO latch is enabled for output to the SDA0 line (valid starting at the edge of the first byte's ninth clock).				
Condition f	for clearing (TRC0 bit = 0)	Condition for setting (TRC0 bit = 1)			
Cleared I     When the     Cleared I     When the     Reset     Master     When "1     direction     Slave     When a signature	stop condition is detected by the LREL0 bit = 1 (exit from communications) e IICE0 bit changes from 1 to 0 (operation stop) by the IICC0.WREL0 bit = 1 <sup>Note</sup> (wait release) e ALD0 bit changes from 0 to 1 (arbitration loss) " is output to the first byte's LSB (transfer specification bit) start condition is detected used for communication	Master • When a start condition is generated Slave • When "1" is input in the first byte's LSB (transfer direction specification bit)			

**Note** The IICS0.TRC0 bit is cleared to 0 and the SDA0 line become high impedance when the IICC0.WREL0 bit is set to 1 and wait state is released at the ninth clock with the TRC0 bit = 1.

(3/3)

ACKD0	Detection of a	acknowledge signal (ACK)			
0	ACK signal was not detected.				
1	ACK signal was detected.				
Condition for clearing (ACKD0 bit = 0)		Condition for setting (ACKD0 bit = 1)			
<ul><li>At the ris</li><li>Cleared</li></ul>	stop condition is detected ing edge of the next byte's first clock by the LREL0 bit = 1 (exit from communications) e IICE0 bit changes from 1 to 0 (operation stop)	<ul> <li>After the SDA0 pin is set to low level at the rising edge of the SCL0 pin's ninth clock</li> </ul>			

STD0	Detecti	on of start condition
0	Start condition was not detected.	
1	Start condition was detected. This indicates that	t the address transfer period is in effect
Condition f	or clearing (STD0 bit = 0)	Condition for setting (STD0 bit = 1)
<ul> <li>At the ris address t</li> <li>Cleared t</li> </ul>	stop condition is detected ing edge of the next byte's first clock following ransfer by the LREL0 bit = 1 (exit from communications) e IICE0 bit changes from 1 to 0 (operation stop)	When a start condition is detected

SPD0	Detection of stop condition			
0	Stop condition was not detected.			
1	Stop condition was detected. The master device's communication is terminated and the bus is release			
Condition for clearing (SPD0 bit = 0)		Condition for setting (SPD0 bit = 1)		
<ul> <li>At the rising edge of the address transfer byte's first clock following setting of this bit and detection of a start condition</li> <li>When the IICE0 bit changes from 1 to 0 (operation stop)</li> <li>Reset</li> </ul>		When a stop condition is detected		

# (3) IIC flag register 0 (IICF0)

IICF0 is a register that sets the operation mode of I<sup>2</sup>C0 and indicate the status of the I<sup>2</sup>C bus.

These registers can be read or written in 8-bit or 1-bit units. However, the STCF0 and IICBSY0 bits are readonly.

The IICRSV0 bit can be used to enable/disable the communication reservation function (refer to **19.13 Communication Reservation**).

The STCEN0 bit can be used to set the initial value of the IICBSY0 bit (refer to 19.14 Cautions).

The IICRSV0 and STCEN0 bits can be written only when the operation of  $I^2C0$  is disabled (IICC0.IICE0 bit = 0). When operation is enabled, the IICF0 register can be read.

After reset, IICF0 is cleared to 00H.

	<7>	<6>	5	4	3	2	<1>	<0>	
ICF0	STCF0	IICBSY0	0	0	0	0	STCEN0	IICRSV0	
	STCF0	IICC0.STT0 clear flag							
	0	Generate start condition							
	1	Start condition generation unsuccessful: clear STT0 flag							
	Condition	n for clearing (STCF0 bit = 0) Condition for setting (STCF0 bit = 1)							
	<ul><li>Clearin</li><li>Reset</li></ul>	Clearing by setting the STT0 bit = 1 Reset				• Generating start condition unsuccessful and the STT0 bit cleared to 0 when communication reservation is disabled (IICRSV0 bit = 1).			
	IICBSY0	I <sup>2</sup> C0 bus status flag							
	0	Bus release	e status						
	1	Bus commu	unication	status					
	Condition	n for clearing (IICBSY0 bit = 0)				Condition for setting (IICBSY0 bit = 1)			
	<ul><li>Detecti</li><li>Reset</li></ul>	tion of stop condition			<ul> <li>Detection of start condition</li> <li>Setting of the IICE0 bit when the STCEN0 bit = 0</li> </ul>				
	STCENO								
	0	Initial start enable trigger After operation is enabled (IICE0 bit = 1), enable generation of a start condition upon detection of a stop condition.							
	1	After operation is enabled (IICE0 bit = 1), enable generation of a start condition without detectir a stop condition.							
	Condition	ndition for clearing (STCE0 bit = 0)				Condition for setting (STCE0 bit = 1)			
	<ul><li> Detection of start condition</li><li> Reset</li></ul>			Setting by instruction					
	IICRSV0			Comr	munication	reservatio	n function di	sahla hit	
	0								
	1	Enable communication reservation Disable communication reservation							
		n for clearing (IICRSV0 bit = 0)				Condition for setting (IICRSV0 bit = 1)			
	Clearing by instruction     Reset			Setting by instruction					

Cautions 1. Write to the STCEN0 bit only when the operation is stopped (IICE0 bit = 0).

- As the bus release status (IICBSY0 bit = 0) is recognized regardless of the actual bus status when the STCEN0 bit = 1, when generating the first start condition (STT0 bit = 1), it is necessary to verify that no third party communications are in progress in order to prevent such communications from being destroyed.
- 3. Write to the IICRSV0 bit only when the operation is stopped (IICE0 bit = 0).

# (4) IIC clock selection register 0 (IICCL0)

The IICCL0 register is used to set the transfer clock for the l<sup>2</sup>C0 bus.


The IICCL0 register can be read or written in 8-bit or 1-bit units. However, the CLD0 and DAD0 bits are readonly. The SMC0, CL01 and CL00 bits are set in combination with the IICX0.CLX0 bit (refer to **19.3 (6)**  $I^2C0$  **transfer clock setting method**).

After reset, IICCL0 is cleared to 00H.

pin was detected at low pin was detected at hig CLD0 bit = 0) at low level D (operation stop) Detection	v level.	SMC0 el (valid only v Condition fo • When the	r setting (CL		CL00
pin was detected at low pin was detected at hig CLD0 bit = 0) at low level D (operation stop) Detection	v level.	Condition fo	r setting (CL		
pin was detected at low pin was detected at hig CLD0 bit = 0) at low level D (operation stop) Detection	v level.	Condition fo	r setting (CL		
bin was detected at hig CLD0 bit = 0) at low level 0 (operation stop) Detection					
at low level D (operation stop) Detection					
0 (operation stop) Detection		When the		DU bit = 1)	
			SCL0 pin is	at high level	
	ι of SDA0 pin	level (valid or	ly when IICE	E0 bit = 1)	
pin was detected at low	v level.				
pin was detected at hig	jh level.				
0AD0 bit = 0)		Condition fo	r setting (DA	.D0 bit = 1)	
at low level peration stop)		When the	SDA0 pin is	at high level	
	Operat	tion mode swi	tching		
n standard mode.					
high-speed mode.					
	Digital fi	ilter operation	control		
off.					
on.					
e transfer clock does no	ot vary regardl		bit set/clear.		
	on. only in high-speed mc transfer clock does no	on. only in high-speed mode. transfer clock does not vary regard	on. only in high-speed mode.	on. only in high-speed mode. transfer clock does not vary regardless of DFC0 bit set/clear.	on. only in high-speed mode. transfer clock does not vary regardless of DFC0 bit set/clear.

# (5) IIC function expansion register 0 (IICX0)

These registers set the function expansion of I<sup>2</sup>C0 (valid only in high-speed mode). These registers can be read or written in 8-bit or 1-bit units. The CLX0 bit is set in combination with the IICCL0.SMC0, IICCL0.CL01, and IICCL0.CL00 bits (refer to **19.3 (6)** I<sup>2</sup>C0 transfer clock setting method). After reset, IICX0 is cleared to 00H.



## (6) I<sup>2</sup>C0 transfer clock setting method

The I<sup>2</sup>C0 transfer clock frequency (fscL) is calculated using the following expression.


 $f_{SCL} = 1/(m \times T + t_R + t_F)$ 

m = 12, 24, 48, 54, 86, 88, 172, 198 (refer to Table 19-2 Selection Clock Setting.)

- T: 1/fxx
- tR: SCL0 rise time
- t⊧: SCL0 fall time

For example, the  $l^2C0$  transfer clock frequency (fscL) when fxx = 16 MHz, m = 172, t<sub>R</sub> = 200 ns, and t<sub>F</sub> = 50 ns is calculated using following expression.

# $f_{SCL} = 1/(172 \times 62.5 \text{ ns} + 200 \text{ ns} + 50 \text{ ns}) \cong 90.9 \text{ kHz}$



The selection clock is set using a combination of the IICCL0.SMC0, IICCL0.CL01, and IICCL0.CL00 bits and the IICX0.CLX0 bit.

IICX0		IICCL0		Selection Clock	Transfer Clock	Settable Internal System	Operation Mode
Bit 0	Bit 3	Bit 1	Bit 0		(fxx/m)	Clock Frequency (fxx)	
CLX0	SMC0	CL01	CL00			Range	
0	0	0	0	fxx/2	fxx/88	4.0 MHz to 8.38 MHz	Normal mode
0	0	0	1	fxx/2	fxx/172	8.38 MHz to 16.76 MHz	(SMC0 bit = 0)
0	0	1	0	fxx	fxx/86	4.19 MHz to 8.38 MHz	
0	0	1	1	fxx/3	fxx/198	16.0 MHz to 19.8 MHz	
0	1	0	х	fxx/2	fxx/48	8 MHz to 16.76 MHz	High-speed mode
0	1	1	0	fxx	fxx/24	4 MHz to 8.38 MHz	(SMC0 bit = 1)
0	1	1	1	fxx/3	fxx/54	16 MHz to 20 MHz	
1	0	х	х	Setting prohibited			
1	1	0	х	fxx/2	fxx/24	8.00 MHz to 8.38 MHz	High-speed mode
1	1	1	0	fxx	fxx/12	4.00 MHz to 4.19 MHz	(SMC0 bit = 1)
1	1	1	1	Setting prohibited			

## Table 19-2. Selection Clock Setting

Remark x: don't care

# (7) IIC shift register 0 (IIC0)

The IIC0 register is used for serial transmission/reception (shift operations) that is synchronized with the serial clock.

The IIC0 register can be read or written in 8-bit units, but data should not be written to IIC0 during a data transfer.


When the IIC0 register is written during wait, the wait is cancelled and data transfer is started. After reset, IIC0 is cleared to 00H.

7 6 5 4 3 2 1 0	After reset:	00H	R/W	Address	s: FFFFFD8	0H			
		7	6	5	4	3	2	1	0
IICO	IIC0								

## (8) Slave address register 0 (SVA0)

The SVA0 register holds the I<sup>2</sup>C bus's slave addresses.

The SVA0 register can be read or written in 8-bit units, but bit 0 should be fixed as 0. After reset, SVA0 is cleared to 00H.



# **19.4 Functions**

# 19.4.1 Pin configuration

The serial clock pin (SCL0) and serial data bus pin (SDA0) are configured as follows.

SCL0 ......This pin is used for serial clock input and output. This pin is an N-ch open-drain output for both master and slave devices. Input is Schmitt input. SDA0 ......This pin is used for serial data input and output. This pin is an N-ch open-drain output for both master and slave devices. Input is Schmitt input.

Since outputs from the serial clock line and the serial data bus line are N-ch open-drain outputs, an external pull-up resistor is required.





Figure 19-3. Pin Configuration Diagram

## 19.5 I<sup>2</sup>C Bus Definitions and Control Methods

The following section describes the  $l^2C$  bus's serial data communication format and the signals used by the  $l^2C$  bus. The transfer timing for the "start condition", "data", and "stop condition" output via the  $l^2C$  bus's serial data bus is shown below.

### Figure 19-4. I<sup>2</sup>C Bus's Serial Data Transfer Timing



The master device outputs the start condition, slave address, and stop condition.


The acknowledge signal ( $\overline{ACK}$ ) can be output by either the master or slave device (normally, it is output by the device that receives 8-bit data).

The serial clock (SCL0) is continuously output by the master device. However, in the slave device, the SCL0's lowlevel period can be extended and a wait can be inserted.

#### 19.5.1 Start condition

A start condition is met when the SCL0 pin is at high level and the SDA0 pin changes from high level to low level. The start conditions for the SCL0 pin and SDA0 pin are signals that the master device outputs to the slave device when starting a serial transfer. Start conditions can be detected when the device is used as a slave.






A start condition is output when the IICC0.STT0 bit is set to 1 after a stop condition has been detected (IICS0.SPD0 bit = 1). When a start condition is detected, IICS0.STD0 bit is set to 1.


## 19.5.2 Addresses

The 7 bits of data that follow the start condition are defined as an address.

An address is a 7-bit data segment that is output in order to select one of the slave devices that are connected to the master device via bus lines. Therefore, each slave device connected via the bus lines must have a unique address.

The slave devices include hardware that detects the start condition and checks whether or not the 7-bit address data matches the data values stored in the SVA0 register. If the address data matches the SVA0 values, the slave device is selected and communicates with the master device until the master device transmits a start condition or stop condition.






The slave address and the eighth bit, which specifies the transfer direction as described in **19.5.3** Transfer direction specification below, are together written to the IIC0 register and are then output. Received addresses are written to the IIC0 register.

The slave address is assigned to the higher 7 bits of the IIC0 register.

## 19.5.3 Transfer direction specification

In addition to the 7-bit address data, the master device sends 1 bit that specifies the transfer direction. When this transfer direction specification bit has a value of 0, it indicates that the master device is transmitting data to a slave device. When the transfer direction specification bit has a value of 1, it indicates that the master device is receiving data from a slave device.





## 19.5.4 Acknowledge signal (ACK)

The acknowledge signal (ACK) is used by the transmitting and receiving devices to confirm serial data reception.

The receiving device returns one  $\overline{ACK}$  signal for each 8 bits of data it receives. The transmitting device normally receives an  $\overline{ACK}$  signal after transmitting 8 bits of data. However, when the master device is the receiving device, it does not output an  $\overline{ACK}$  signal after receiving the final data to be transmitted. The transmitting device detects whether or not an  $\overline{ACK}$  signal is returned after it transmits 8 bits of data. When an  $\overline{ACK}$  signal is returned, the reception is judged as normal and processing continues. If the slave device does not return an  $\overline{ACK}$  signal, the master device outputs either a stop condition or a restart condition and then stops the current transmission. Failure to return an  $\overline{ACK}$  signal may be caused by the following two factors.

<1> Reception was not performed normally.

<2> The final data was received.

When the receiving device sets the SDA0 line to low level during the ninth clock, the ACK signal becomes active (normal receive response).


When the IICC0.ACKE0 bit is set to 1, automatic ACK signal generation is enabled.

Transmission of the eighth bit following the 7 address data bits causes the IICS0.TRC0 bit to be set. When this TRC0 bit's value is 0, it indicates receive mode. Therefore, the ACKE0 bit should be set to 1.

When the slave device is receiving (when TRC0 bit = 0), if the slave device does not need to receive any more data after receiving several bytes, clearing the ACKE0 bit to 0 will prevent the master device from starting transmission of the subsequent data.

Similarly, when the master device is receiving (when TRC0 bit = 0) and the subsequent data is not needed and when either a restart condition or a stop condition should therefore be output, clearing the ACKE0 bit to 0 will prevent the  $\overline{ACK}$  signal from being returned. This prevents the MSB data from being output via the SDA0 line (i.e., stops transmission) during transmission from the slave device.





When the local address is received, an ACK signal is automatically output in synchronization with the falling edge of the SCL0 pin's eighth clock regardless of the ACKE0 bit value. No ACK signal is output if the received address is not a local address.


The ACK signal output method during data reception is based on the wait timing setting, as described below.

- When 8-clock wait is selected: ACK signal is output at the falling edge of the SCL0 pin's eighth clock if the ACKE0 bit is set to 1 before wait cancellation.
- When 9-clock wait is selected: ACK signal is automatically output at the falling edge of the SCL0 pin's eighth (WTIM0 bit = 1)
   clock if the ACKE0 bit has already been set to 1.

# 19.5.5 Stop condition

When the SCL0 pin is at high level, changing the SDA0 pin from low level to high level generates a stop condition. A stop condition is a signal that the master device outputs to the slave device when serial transfer has been completed. Stop conditions can be detected when the device is used as a slave.





A stop condition is generated when the IICC0.SPT0 bit is set to 1. When the stop condition is detected, the IICS0.SPD0 bit is set to 1 and the interrupt request signal (INTIIC0) is generated when the IICC0.SPIE0 bit is set to 1.

# 19.5.6 Wait signal (WAIT)

The wait signal (WAIT) is used to notify the communication partner that a device (master or slave) is preparing to transmit or receive data (i.e., is in a wait state).

Setting the SCL0 pin to low level notifies the communication partner of the wait status. When wait status has been canceled for both the master and slave devices, the next data transfer can begin.





Figure 19-10. Wait Signal (1/2)

### Figure 19-10. Wait Signal (2/2)



A wait may be automatically generated depending on the setting for the IICC0.WTIM0 bit.

Normally, when the IICC0.WREL0 bit is set to 1 or when FFH is written to the IIC0 register, the wait status is canceled and the transmitting side writes data to the IIC0 register to cancel the wait status.

The master device can also cancel the wait status via either of the following methods.

- By setting the IICC0.STT0 bit to 1
- By setting the IICC0.SPT0 bit to 1

# 19.6 I<sup>2</sup>C Interrupt Request Signal (INTIIC0)


The following shows the value of the IICS0 register at the INTIIC0 interrupt request signal generation timing and at the INTIIC0 signal timing.

# 19.6.1 Master device operation


## (1) Start ~ Address ~ Data ~ Data ~ Stop (normal transmission/reception)

Wher									
							SPTO	) bit = 1 ↓	
ST	AD6 to AD0	RW	AK	D7 to D0	AK	D7 to D0	AK	SP	
			4	1	2	4	<b>1</b> 3	▲4	Δ5
▲1:	IICS0 register	- 10XX	X110B						
▲2:	IICS0 register	= 10XX	X000B						
▲3:	IICS0 register	= 10XX	X000B (	WTIM0 bit = 1)	)				
▲4:	IICS0 register	= 10XX	XX00B						
Δ5:	IICS0 register	= 00000	)001B						
	∆ ×	(: don'		erated only when IIC	CO.SP	IE0 bit = 1			
	Δ	: Gen (: don'	erated		CO.SP		ICC0.SF	PT0 bit : ↓	= 1
	Δ X	: Gen (: don'	erated		CO.SP		ICC0.SF	PT0 bit : ↓ SP	= 1
Wher	ע א WTIMO bit	.: Gen (: don' = <b>1</b>	erated of t care	only when IIC	AK	I	AK	↓ SP	= 1 
Wher ST	ע א WTIMO bit	:: Gen (: don' = 1	erated of t care	only when IIC D7 to D0	AK	I D7 to D0	AK	↓ SP	
Wher ST ▲1:	AD6 to AD0	:: Gen :: don' = 1 RW	AK X110B	only when IIC D7 to D0	AK	I D7 to D0	AK	↓ SP	
Wher ST ▲1: ▲2:	۵ X WTIMO bit AD6 to AD0	:: Gen :: don' = 1 RW := 10XX := 10XX	AK AK X110B X100B	only when IIC D7 to D0	AK	I D7 to D0	AK	↓ SP	
Wher <u>ST</u> ▲1: ▲2: ▲3:	AD6 to AD0	<ul> <li>Gen</li> <li>don'</li> <li>= 1</li> <li>RW</li> <li>r = 10XX</li> <li>r = 10XX</li> <li>r = 10XX</li> </ul>	AK X110B X100B XX00B	only when IIC D7 to D0	AK	I D7 to D0	AK	↓ SP	

(2) Start ~ Address ~ Data ~ Start ~ Address ~ Data ~ Stop (restart)



(3) Start ~ Code ~ Data ~ Data ~ Stop (extension code transmission)



# 19.6.2 Slave device operation (when receiving slave address data (match with address))

# (1) Start ~ Address ~ Data ~ Data ~ Stop

ST	AD6 to AD0	RW	AK	D7 to D0	AK	D7 to D0	AK	SP	
				<b>▲</b> 1 .	▲2		<b>▲</b> 3		Δ4
	11000	0004							
	: IICS0 register								
	: IICS0 register : IICS0 register								
	: IICS0 register								
	Δ X	: don'		only when II	CC0.SP	1E0  bit = 1			
-	X n WTIM0 bit =	: don' = <b>1</b>	t care	Ī	1		<b>—</b>		7
-	х	: don'	t care AK	D7 to D0	AK	D7 to D0	AK	SP	]
	X n WTIM0 bit =	: don' = <b>1</b>	t care AK	Ī	AK			SP ▲3	 Δ4
ST	X n WTIM0 bit = AD6 to AD0	: don' = <b>1</b> RW	t care	D7 to D0	AK	D7 to D0			Δ4
ST ▲1:	X n WTIM0 bit =	: don' = <b>1</b> RW = 00012	t care AK X110B	D7 to D0	AK	D7 to D0			Δ4
ST ▲1: ▲2:	X AD6 to AD0	: don' = <b>1</b> RW = 00012 = 00012	t care AK X110B X100B	D7 to D0	AK	D7 to D0			Δ4
ST ▲1: ▲2: ▲3:	X AD6 to AD0 : IICS0 register : IICS0 register : IICS0 register	: don' = <b>1</b> RW = 0001) = 0001) = 0001)	t care AK X110B X100B XX00B	D7 to D0	AK	D7 to D0			Δ4
ST ▲1: ▲2: ▲3:	X AD6 to AD0 IICS0 register	: don' = <b>1</b> RW = 0001) = 0001) = 0001)	t care AK X110B X100B XX00B	D7 to D0	AK	D7 to D0			 Δ4
ST ▲1: ▲2: ▲3: Δ 4:	X AD6 to AD0 : IICS0 register : IICS0 register : IICS0 register : IICS0 register	: don' = <b>1</b> = 0001) = 0001) = 0001) = 00000	t care AK X110B X100B XX00B	D7 to D0	AK	D7 to D0			 Δ4
ST ▲1: ▲2: ▲3: Δ 4:	X AD6 to AD0 : IICS0 register : IICS0 register : IICS0 register : IICS0 register	: don' = <b>1</b> = 0001) = 0001) = 00000 .: Alwa	AK AK X110B X100B XX00B 0001B ays gen	D7 to D0	АК	D7 to D0			 

(2) Start ~ Address ~ Data ~ Start ~ Address ~ Data ~ Stop

ST	AD6 to AD0	RW	AK	D7 to D0	AK	ST	AD6 to AD0	RW	AK	D7 to D0	AK	SP
				1	2					▲3	▲4	
	<b>▲</b> 1: IIC	CS0 regi	ster = 00	001X110B								
		-		001X000B								
	<b>▲</b> 3: II0	CS0 regi	ster = 00	001X110B								
	<b>▲</b> 4: IIC	CS0 regi	ster = 00	001X000B								
	∆ 5: IIC	CS0 regi	ster = 00	000001B								
	Rem	iark		Always gener Generated or		n SPIE	0 bit = 1					
	<2> When V	VTIMO		lon't care (after restar	t, matc	h with	address)					
ST	<2> When V AD6 to AD0	VTIMO I RW			t, matc	h with	address)	RW	AK	D7 to D0	AK	SP
ST			bit = 1 AK	(after restar	AK	1	-	RW		D7 to D0		SP ▲4 2
ST	AD6 to AD0	RW	bit = 1 AK	(after restar	AK	ST	-	RW				
ST	AD6 to AD0	RW CS0 regi	bit = 1 AK ster = 00	(after restar D7 to D0 ▲1	AK	ST	-	RW				
ST	AD6 to AD0 ▲1: IIC ▲2: IIC	RW CS0 regi CS0 regi	bit = 1 AK ster = 00 ster = 00	(after restar D7 to D0 ▲1 001X110B	AK	ST	-	RW				
ST	AD6 to AD0 ▲1: IIC ▲2: IIC ▲3: IIC	RW CS0 regi CS0 regi CS0 regi	bit = 1 AK ster = 00 ster = 00 ster = 00	(after restar D7 to D0 ▲1 001X110B 001XX00B	AK	ST	-	RW				
ST	AD6 to AD0 ▲1: IIC ▲2: IIC ▲3: IIC ▲4: IIC	RW CS0 regi CS0 regi CS0 regi CS0 regi	bit = 1 AK ster = 00 ster = 00 ster = 00 ster = 00	(after restar D7 to D0 ▲1 001X110B 001XX00B 001X110B	AK	ST	-	RW				
ST	AD6 to AD0 ▲1: IIC ▲2: IIC ▲3: IIC ▲4: IIC	RW CS0 regi CS0 regi CS0 regi CS0 regi	bit = 1 ( AK ster = 00 ster = 00 ster = 00 ster = 00 ster = 00 ▲: A	(after restart D7 to D0 1 001X110B 001XX00B 001X110B 001XX00B	AK	ST 2	AD6 to AD0	RW				

# (3) Start ~ Address ~ Data ~ Start ~ Code ~ Data ~ Stop

Г

	<1> When V	VTIMO	bit = 0	(after restar	t, exter	ision c	ode receptio	on)					
ST	AD6 to AD0	RW	AK	D7 to D0	AK	ST	AD6 to AD0	RW	AK	D7 to D0	AK	SP	]
				▲1 ▲	2				▲3		<b>▲</b> 4		Δ5
	▲2: 110 ▲3: 110 ▲4: 110	CS0 regi CS0 regi CS0 regi CS0 regi	ister = 0 ister = 0 ister = 0 ister = 0 ▲: / ∆: ( X: (	001X110B 001X000B 010X010B 010X000B 0000001B Always gener Generated or don't care (after restar	lly whei			n)					
ST	AD6 to AD0	RW	AK	D7 to D0	AK	ST	AD6 to AD0	RW	AK	D7 to D0	AK	SP	
				▲1		2			▲3	▲4		▲5	∆6
	▲2: 110 ▲3: 110 ▲4: 110 ▲5: 110	CS0 regi CS0 regi CS0 regi CS0 regi CS0 regi	ister = 0 ister = 0 ister = 0 ister = 0 ister = 0 ▲: / ∆: (	001X110B 001XX00B 010X010B 010X110B 010XX00B 0000001B Always gener Generated or don't care		1 SPIE	0 bit = 1						

(4) Start ~ Address ~ Data ~ Start ~ Address ~ Data ~ Stop <1> When WTIM0 bit = 0 (after restart, mismatch with address (= not extension code)) ST AD6 to AD0 RW D7 to D0 AK ST AD6 to AD0 RW AK D7 to D0 SP AK AK ▲2 ▲1 ▲3  $\Delta 4$ ▲1: IICS0 register = 0001X110B ▲2: IICS0 register = 0001X000B ▲3: IICS0 register = 00000X10B  $\Delta$  4: IICS0 register = 00000001B Remark ▲: Always generated  $\Delta$ : Generated only when SPIE0 bit = 1 X: don't care <2> When WTIM0 bit = 1 (after restart, mismatch with address (= not extension code)) AD6 to AD0 RW RW SP ST AK D7 to D0 AK ST AD6 to AD0 AK D7 to D0 AK ▲1 ▲2 ▲3 Δ4 ▲1: IICS0 register = 0001X110B ▲2: IICS0 register = 0001XX00B ▲3: IICS0 register = 00000X10B  $\Delta$  4: IICS0 register = 00000001B Remark ▲: Always generated  $\Delta$ : Generated only when SPIE0 bit = 1 X: don't care

# 19.6.3 Slave device operation (when receiving extension code)

# (1) Start ~ Code ~ Data ~ Data ~ Stop

OT			A17		A17		ALC	0.0	
ST	AD6 to AD0	RW	AK	D7 to D0	AK	D7 to D0	AK	SP	
		4	⊾1		▲2		<b>▲</b> 3		Δ4
▲1:	IICS0 register	= 0010)	X010B						
▲2:	IICS0 register	= 0010	X000B						
▲3:	IICS0 register	= 0010	X000B						
Δ4:	IICS0 register	= 00000	0001B						
	Х	: don'	t care						
	n WTIM0 bit :	= 1		DZ to D0	AK		٨ĸ	SP	٦
<b>Vhen</b> ST		<b>= 1</b> RW	AK	D7 to D0	AK	D7 to D0	AK	SP	]
	n WTIM0 bit :	<b>= 1</b> RW	AK	D7 to D0		D7 to D0 ▲3		SP 4	_ ∆5
ST	n WTIM0 bit :	= <b>1</b> RW	AK 1						Δ5
ST ▲1:	AD6 to AD0	= <b>1</b> RW	АК 1 4 К010В						 Δ5
ST ▲1: ▲2:	AD6 to AD0	= <b>1</b> RW = 0010) = 0010)	AK 1 4 (010B (110B)						Δ5
ST ▲1: ▲2: ▲3:	AD6 to AD0	= <b>1</b> RW = 00102 = 00102 = 00102	AK 1 X010B X110B X100B						Δ5
ST ▲1: ▲2: ▲3: ▲4:	AD6 to AD0	= <b>1</b> RW = 00102 = 00102 = 00102 = 00102	AK 1 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4						Δ5
<ul> <li>ST</li> <li>▲1:</li> <li>▲2:</li> <li>▲3:</li> <li>▲4:</li> <li>Δ5:</li> </ul>	AD6 to AD0 IICS0 register IICS0 register IICS0 register IICS0 register IICS0 register	= <b>1</b> RW = 00102 = 00102 = 00102 = 00102 = 00000	AK 1 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	A2					Δ5
<ul> <li>ST</li> <li>▲1:</li> <li>▲2:</li> <li>▲3:</li> <li>▲4:</li> <li>Δ5:</li> </ul>	AD6 to AD0 IICS0 register IICS0 register IICS0 register IICS0 register IICS0 register	= <b>1</b> RW = 0010) = 0010) = 0010) = 0010) = 00000 x: Alwa	AK 1 0010B 0010B 0001B 0001B	A2		▲3			] ∆5

(2) Start ~ Code ~ Data ~ Start ~ Address ~ Data ~ Stop

ST	AD6 to AD0	RW	AK	D7 to D0	AK	ST	AD6 to AD0	RW	AK	D7 to D0	AK	SP
			▲1		2					3	▲4	Z
	<b>▲</b> 1: IIC	CS0 regi	ister = 0	010X010B								
	<b>▲</b> 2: II0	CS0 regi	ister = 0	010X000B								
	<b>▲</b> 3: II0	CS0 regi	ister = 0	001X110B								
	<b>▲</b> 4: II0	CS0 regi	ister = 0	001X000B								
	∆ 5: IIC	CS0 regi	ister = 0	0000001B								
	<2> When V	νтімо	bit = 1	(after restar	t, matc	h with	address)					
ST	AD6 to AD0	RW	AK	D7 to D0	AK	ST	AD6 to AD0	RW	AK	D7 to D0	AK	SP
ST	AD6 to AD0			D7 to D0		ST 3	AD6 to AD0	RW		D7 to D0		SP ▲5 2
ST			<b>▲</b> 1 ▲	2			AD6 to AD0	RW				
ST	▲1: IIC	CS0 regi	▲1 ister = 0	2 010X010B			AD6 to AD0	RW				
ST	▲1: IIC ▲2: IIC	CS0 regi	■1 ister = 0 ister = 0	2 010X010B 010X110B			AD6 to AD0	RW				
ST	▲1: IIC ▲2: IIC ▲3: IIC	CS0 regi CS0 regi CS0 regi	▲1 ister = 0 ister = 0 ister = 0	2 010X010B 010X110B 010XX00B			AD6 to AD0	RW				
ST	▲1:   0 ▲2:   0 ▲3:   0 ▲4:   0	CS0 regi CS0 regi CS0 regi CS0 regi	▲1 ister = 0 ister = 0 ister = 0 ister = 0	2 010X010B 010X110B 010XX00B 001X110B			AD6 to AD0	RW				
ST	▲1:   ( ▲2:   ( ▲3:   ( ▲4:   ( ▲5:   (	CS0 regi CS0 regi CS0 regi CS0 regi CS0 regi	▲1 ister = 0 ister = 0 ister = 0 ister = 0 ister = 0	2 010X010B 010X110B 010XX00B 001X110B 001XX00B			AD6 to AD0	RW				
ST	▲1:   ( ▲2:   ( ▲3:   ( ▲4:   ( ▲5:   (	CS0 regi CS0 regi CS0 regi CS0 regi CS0 regi	▲1 ister = 0 ister = 0 ister = 0 ister = 0 ister = 0	2 010X010B 010X110B 010XX00B 001X110B			AD6 to AD0	RW				
ST	▲1:   ( ▲2:   ( ▲3:   ( ▲4:   ( ▲5:   (	CS0 regi CS0 regi CS0 regi CS0 regi CS0 regi CS0 regi	▲1 ister = 0 ister = 0 ister = 0 ister = 0 ister = 0 ister = 0	2 010X010B 010X110B 010XX00B 001X110B 001XX00B			AD6 to AD0	RW				

(3) Start ~ Code ~ Data ~ Start ~ Code ~ Data ~ Stop

ST	AD6 to AD0	RW	AK	D7 to D0	AK	ST	AD6 to AD0	RW	AK	D7 to D0	AK	SP	
-			1		2	_			▲3		▲4	_	Δ
		-		010X010B									
		-		010X000B 010X010B									
		-		010X010B									
		-		0000001B									
	Δ <b>5</b> . IC	Joureg	3101 = 0										
	Rem	ark	<b>▲</b> : /	Always gener	ated								
				Generated on		n SPIE	0 bit = 1						
	<2> When W	ТІМО		don't care <b>(after restar</b> t	t, exter	nsion c	ode receptio	on)					
ST	<2> When W AD6 to AD0	<b>/TIMO</b> RW			t, exter AK	nsion c	AD6 to AD0	n) RW	AK	D7 to D0	AK	SP	
ST	1	RW	bit = 1 AK	(after restar	AK		-	RW		D7 to D0 ▲5		SP ▲6	
ST	AD6 to AD0	RW	bit = 1 AK	(after restart	AK	ST	-	RW					
ST	AD6 to AD0 ▲1: IIC	RW A	bit = 1 AK ▲1 4 ster = 0	(after restard D7 to D0 ▲2	AK	ST	-	RW					
ST	AD6 to AD0 ▲1: IIC ▲2: IIC	RW CS0 regi	<b>bit = 1</b> AK 1 ster = 0 ster = 0	(after restard D7 to D0 ▲2 010X010B	AK	ST	-	RW					Δ
ST	AD6 to AD0 ▲1: IIC ▲2: IIC ▲3: IIC	RW CS0 regi CS0 regi CS0 regi	<b>bit = 1</b> AK 1 A ster = 0 ster = 0 ster = 0	(after restart D7 to D0 ▲2 010X010B 010X110B	AK	ST	-	RW					
ST	AD6 to AD0 ▲1: IIC ▲2: IIC ▲3: IIC ▲4: IIC	RW CS0 regi CS0 regi CS0 regi CS0 regi	<b>bit = 1</b> AK ster = 0 ster = 0 ster = 0 ster = 0	(after restart D7 to D0 ▲2 010X010B 010X110B 010XX00B	AK	ST	-	RW					
ST	AD6 to AD0 ▲1: IIC ▲2: IIC ▲3: IIC ▲4: IIC ▲5: IIC	RW CS0 regi CS0 regi CS0 regi CS0 regi CS0 regi	<b>bit = 1</b> <u>AK</u> <u>ster = 0</u> <u>ster = 0</u> <u>ster = 0</u> <u>ster = 0</u> <u>ster = 0</u>	(after restart D7 to D0 ▲2 010X010B 010X110B 010XX00B 010XX00B 010X010B	AK	ST	-	RW					
ST	AD6 to AD0 ▲1: IIC ▲2: IIC ▲3: IIC ▲4: IIC ▲5: IIC ▲6: IIC	RW CS0 regi CS0 regi CS0 regi CS0 regi CS0 regi CS0 regi	<b>bit = 1</b> <u>AK</u> <u>ster = 0</u> <u>ster = 0</u> <u>ster = 0</u> <u>ster = 0</u> <u>ster = 0</u> <u>ster = 0</u>	(after restart D7 to D0 ▲2 010X010B 010X10B 010XX00B 010XX00B 010X110B	AK	ST	-	RW					
ST	AD6 to AD0 ▲1: IIC ▲2: IIC ▲3: IIC ▲4: IIC ▲5: IIC ▲6: IIC	RW CS0 regi CS0 regi CS0 regi CS0 regi CS0 regi CS0 regi	<b>bit = 1</b> <u>AK</u> <u>ster = 0</u> <u>ster = 0</u> <u>ster = 0</u> <u>ster = 0</u> <u>ster = 0</u> <u>ster = 0</u> <u>ster = 0</u>	(after restart D7 to D0 ▲2 010X010B 010X110B 010XX00B 010X010B 010X110B 010X110B 010X100B	АК	ST	-	RW					

(4) Start ~ Code ~ Data ~ Start ~ Address ~ Data ~ Stop <1> When WTIM0 bit = 0 (after restart, mismatch with address (= not extension code)) ST AD6 to AD0 RW D7 to D0 AK AD6 to AD0 RW AK D7 to D0 SP AK ST AK ▲2 ▲1 ▲3  $\Delta 4$ ▲1: IICS0 register = 0010X010B ▲2: IICS0 register = 0010X000B ▲3: IICS0 register = 00000X10B  $\Delta$  4: IICS0 register = 00000001B Remark ▲: Always generated  $\Delta$ : Generated only when SPIE0 bit = 1 X: don't care <2> When WTIM0 bit = 1 (after restart, mismatch with address (= not extension code)) RW RW SP ST AD6 to AD0 AK D7 to D0 AK ST AD6 to AD0 AK D7 to D0 AK ▲1 ▲2 ▲3 ▲4 Δ5 ▲1: IICS0 register = 0010X010B ▲2: IICS0 register = 0010X110B ▲3: IICS0 register = 0010XX00B ▲4: IICS0 register = 00000X10B  $\Delta$  5: IICS0 register = 00000001B Remark ▲: Always generated  $\Delta$ : Generated only when SPIE0 bit = 1 X: don't care


## 19.6.4 Operation without communication

(1) Start ~ Code ~ Data ~ Data ~ Stop


ST	AD6 to AD0	RW	AK	D7 to D0	AK	D7 to D0	AK	SP
								Z
Δ1:	IICS0 register	= 00000	0001B					
Re	emark $\Delta$	: Gen	erated	only when IIC	CC0.SP	IE0 bit = 1		

## 19.6.5 Arbitration loss operation (operation as slave after arbitration loss)

(1) When arbitration loss occurs during transmission of slave address data



(2) When arbitration loss occurs during transmission of extension code




# 19.6.6 Operation when arbitration loss occurs (no communication after arbitration loss)

(1) When arbitration loss occurs during transmission of slave address data

ST AD6 to A	AD0	RW	AK	D7 to D0	AK	D7 to D0	AK	SP	
				▲1					Δ2
	-			Example: whe	n IICS0.	ALD0 bit is rea	ad during	g interru	pt servicing)
▲1: IICS0 reg ∆ 2: IICS0 reg	-			Example: whe	n IICS0.	ALD0 bit is rea	ad during	g interru	pt servicing)
	gister =	= 00000	0001B	Example: whe	n IICS0.,	ALD0 bit is rea	ad during	g interru	pt servicing)

(2) When arbitration loss occurs during transmission of extension code

### (3) When arbitration loss occurs during data transfer




# (4) When loss occurs due to restart condition during data transfer


<1> Not extension code (Example: mismatches with address)											
ST	AD6 to AD0	RW	AK	D7 to Dm	ST	AD6 to AD0	RW	AK	D7 to D0	AK	SP
▲1 ▲2							Δ3				
▲1: IICS0 register = 1000X110B											
▲2: IICS0 register = 01000110B (Example: when ALD0 bit is read during interrupt servicing)											
	∆ 3: IICS0 register = 00000001B										
	<ul> <li>∆: Generated only when SPIE0 bit = 1</li> <li>X: don't care</li> <li>Dm = D6 to D0</li> <li>&lt;2&gt; Extension code</li> </ul>										
ST	AD6 to AD0	RW	AK	D7 to Dm	ST	AD6 to AD0	RW	AK	D7 to D0	AK	SP
	▲1						2	l		Δ3	
<ul> <li>▲1: IICS0 register = 1000X110B</li> <li>▲2: IICS0 register = 0110X010B (Example: when ALD0 bit is read during interrupt servicing)</li> </ul>											
LREL0 bit is set to 1 by software											
$\Delta$ 3: IICS0 register = 00000001B											
Remark       ▲: Always generated         ∆: Generated only when SPIE0 bit = 1         X: don't care         Dm = D6 to D0											

(5) When loss occurs due to stop condition during data transfer


(6) When arbitration loss occurs due to low-level data when attempting to generate a restart condition



(7) When arbitration loss occurs due to a stop condition when attempting to generate a restart condition



(8) When arbitration loss occurs due to low-level data when attempting to generate a stop condition



## 19.7 Interrupt Request Signal (INTIIC0) Generation Timing and Wait Control

The setting of the IICC0.WTIM0 bit determines the timing by which the INTIIC0 signal is generated and the corresponding wait control, as shown below.

#### Table 19-3. INTIICO Signal Generation Timing and Wait Control

WTIM0 Bit	During	g Slave Device Ope	ration	During Master Device Operation			
	Address	Data Reception	Data Transmission	Address	Data Reception	Data Transmission	
0	9 <sup>Notes 1, 2</sup>	8 <sup>Note 2</sup>	8 <sup>Note 2</sup>	9	8	8	
1	9 <sup>Notes 1, 2</sup>	9 <sup>Note 2</sup>	9 <sup>Note 2</sup>	9	9	9	

**Notes 1.** The slave device's INTIIC0 signal and wait period occurs at the falling edge of the ninth clock only when there is a match with the address set to the SVA0 register.

At this point, an ACK signal is output regardless of the value set to the IICC0.ACKE0 bit. For a slave device that has received an extension code, the INTIIC0 signal occurs at the falling edge of the eighth clock.

When the address does not match after restart, the INTIICO signal is generated at the falling edge of the ninth clock, but no wait occurs.

- 2. If the received address does not match the contents of the SVA0 register and extension codes have not been received, neither the INTIICO signal nor a wait occurs.
- **Remark** The numbers in the table indicate the number of the serial clock's clock signals. Interrupt requests and wait control are both synchronized with the falling edge of these clock signals.

#### (1) During address transmission/reception

- Slave device operation: Interrupt and wait timing are determined depending on the conditions in Notes 1 and 2 above regardless of the WTIM0 bit.
- Master device operation: Interrupt and wait timing occur at the falling edge of the ninth clock regardless of the WTIM0 bit.

#### (2) During data reception

• Master/slave device operation: Interrupt and wait timing are determined according to the WTIM0 bit.

#### (3) During data transmission

• Master/slave device operation: Interrupt and wait timing are determined according to the WTIM0 bit.

#### (4) Wait cancellation method

The four wait cancellation methods are as follows.

- By setting the IICC0.WREL0 bit to 1
- By writing to the IIC0 register
- By start condition setting (IICC0.STT0 bit = 1)<sup>Note</sup>
- By stop condition setting (IICC0.SPT0 bit = 1)<sup>Note</sup>

#### Note Master only

When an 8-clock wait has been selected (WTIM0 bit = 0), the output level of the  $\overline{ACK}$  signal must be determined prior to wait cancellation.

## (5) Stop condition detection

The INTIIC0 signal is generated when a stop condition is detected.

## **19.8 Address Match Detection Method**

When in I<sup>2</sup>C bus mode, the master device can select a particular slave device by transmitting the corresponding slave address.

Address match detection is performed automatically by hardware. An INTIIC0 interrupt request signal occurs when a local address has been set to the SVA0 register and when the address set to the SVA0 register matches the slave address sent by the master device, or when an extension code has been received.

## **19.9 Error Detection**

In I<sup>2</sup>C bus mode, the status of the serial data bus (SDA0) during data transmission is captured by the IIC0 register of the transmitting device, so the IIC0 register data prior to transmission can be compared with the transmitted IIC0 register data to enable detection of transmission errors. A transmission error is judged as having occurred when the compared data values do not match.

## 19.10 Extension Code

- (1) When the higher 4 bits of the receive address are either 0000 or 1111, the extension code flag (EXC0) is set for extension code reception and an interrupt request signal (INTIIC0) is issued at the falling edge of the eighth clock. The local address stored in the SVA0 register is not affected.
- (2) If 11110xx0 is set to the SVA0 register by a 10-bit address transfer and 11110xx0 is transferred from the master device, the results are as follows. Note that the INTIIC0 signal occurs at the falling edge of the eighth clock.
  - Higher 4 bits of data match: IICS0.EXC0 bit = 1
  - 7 bits of data match: IICS0.COI0 bit = 1
- (3) Since the processing after the INTIICO signal occurs differs according to the data that follows the extension code, such processing is performed by software.

For example, when operation as a slave is not desired after the extension code is received, set the IICC0.LREL0 bit to 1 and the CPU will enter the next communication wait state.

Slave Address	R/W Bit	Description
0000 000	0	General call address
0000 000	1	Start byte
0000 001	Х	CBUS address
0000 010	Х	Address that is reserved for different bus format
1111 0xx	Х	10-bit slave address specification

### Table 19-4. Extension Code Bit Definitions

# 19.11 Arbitration

When several master devices simultaneously output a start condition (when the IICC0.STT0 bit is set to 1 before the IICS0.STD0 bit is set to 1), communication among the master devices is performed as the number of clocks is adjusted until the data differs. This kind of operation is called arbitration.

When one of the master devices loses in arbitration, an arbitration loss flag (IICS0.ALD0 bit) is set (1) via the timing by which the arbitration loss occurred, and the SCL0 and SDA0 lines are both set for high impedance, which releases the bus.

The arbitration loss is detected based on the timing of the next interrupt request signal (INTIIC0) (the eighth or ninth clock, when a stop condition is detected, etc.) and the ALD0 bit = 1 setting that has been made by software.

For details of interrupt request timing, refer to 19.6 I<sup>2</sup>C Interrupt Request Signal (INTIICO).




Figure 19-11. Arbitration Timing Example

Status During Arbitration	Interrupt Request Generation Timing		
During address transmission	At falling edge of eighth or ninth clock following byte transfer Note 1		
Read/write data after address transmission			
During extension code transmission			
Read/write data after extension code transmission			
During data transmission			
During ACK signal transfer period after data reception			
When restart condition is detected during data transfer			
When stop condition is detected during data transfer	When stop condition is output (when IICC0.SPIE0 bit = $1$ ) <sup>Note 2</sup>		
When the SDA0 pin is at low level while attempting to output a restart condition	At falling edge of eighth or ninth clock following byte transfer <sup>Note 1</sup>		
When stop condition is detected while attempting to output a restart condition	When stop condition is output (when SPIE0 bit = 1) <sup>Note 2</sup>		
When the SDA0 pin is at low level while attempting to output a stop condition	At falling edge of eighth or ninth clock following byte transfer <sup>Note 1</sup>		
When the SCL0 pin is at low level while attempting to output a restart condition			

#### Table 19-5. Status During Arbitration and Interrupt Request Generation Timing

- **Notes 1.** When the IICC0.WTIM0 bit = 1, an interrupt request occurs at the falling edge of the ninth clock. When the WTIM0 bit = 0 and the extension code's slave address is received, an interrupt request occurs at the falling edge of the eighth clock.
  - 2. When there is a possibility that arbitration will occur, set the SPIE0 bit = 1 for master device operation.

## 19.12 Wakeup Function

The I<sup>2</sup>C bus slave function is a function that generates an interrupt request signal (INTIIC0) when a local address or extension code has been received.

This function makes processing more efficient by preventing unnecessary interrupt requests from occurring when addresses do not match.

When a start condition is detected, wakeup standby mode is set. This wakeup standby mode is in effect while addresses are transmitted due to the possibility that an arbitration loss may change the master device (which has output a start condition) to a slave device.

However, when a stop condition is detected, the IICC0.SPIE0 bit is set regardless of the wake up function, and this determines whether interrupt requests are enabled or disabled.

## **19.13 Communication Reservation**

### 19.13.1 When communication reservation function is enabled (IICF0.IICRSV0 bit = 0)

To start master device communications when not currently using a bus, a communication reservation can be made to enable transmission of a start condition when the bus is released. There are two modes under which the bus is not used.

- When arbitration results in neither master nor slave operation
- When an extension code is received and slave operation is disabled (ACK signal is not returned and the bus was released when the IICC0.LREL0 bit was set to "1").

If the IICC0.STT0 bit is set (1) while the bus is not used, a start condition is automatically generated and wait status is set after the bus is released (after a stop condition is detected).

When the bus release is detected (when a stop condition is detected), writing to the IIC0 register causes the master's address transfer to start. At this point, the IICC0.SPIE0 bit should be set (1).

When the STT0 bit has been set (1), the operation mode (as start condition or as communication reservation) is determined according to the bus status.

If the bus has been released ......a start condition is generated If the bus has not been released (standby mode) ......communication reservation

To detect which operation mode has been determined for the STT0 bit, set the STT0 bit (1), wait for the wait period, then check the IICS0.MSTS0 bit.

Wait periods, which should be set via software, are listed in Table 19-6. These wait periods can be set via the settings for the IICCL0.SMC0, IICCL0.CL01, and IICCL0.CL00 bits.

SMC0	CL01	CL00	Wait Period
0	0	0	26 clocks
0	0	1	46 clocks
0	1	0	92 clocks
0	1	1	37 clocks
1	0	0	16 clocks
1	0	1	
1	1	0	32 clocks
1	1	1	13 clocks

### Table 19-6. Wait Periods

The communication reservation timing is shown below.




Figure 19-12. Communication Reservation Timing

Communication reservations are accepted via the following timing. After the IICS0.STD0 bit is set to 1, a communication reservation can be made by setting the IICC0.STT0 bit to 1 before a stop condition is detected.




Figure 19-13. Timing for Accepting Communication Reservations

The communication reservation flowchart is illustrated below.




Figure 19-14. Communication Reservation Flowchart

## 19.13.2 When communication reservation function is disabled (IICF0.IICRSV0 bit = 1)

When the IICC0.STT0 bit is set when the bus is not used in a communication during bus communication, this request is rejected and a start condition is not generated. The following two statuses are included in the status where bus is not used.

- When arbitration results in neither master nor slave operation
- When an extension code is received and slave operation is disabled (ACK signal is not returned and the bus was released when the IICC0.LREL0 bit was set to 1)

To confirm whether the start condition was generated or request was rejected, check the IICF0.STCF0 flag. The time shown in Table 19-7 is required until the STCF0 flag is set after setting the STT0 bit = 1. Therefore, secure the time by software.

CL01	CL00	Wait Period		
0	0	6 clocks		
0	1	6 clocks		
1	0	3 clocks		
1	1	9 clocks		

## Table 19-7. Wait Periods

Remark ×: don't care

#### 19.14 Cautions

#### (1) When IICF0.STCEN0 bit = 0

Immediately after  $l^2C0$  operation is enabled, the bus communication status (IICF0.IICBSY0 bit = 1) is recognized regardless of the actual bus status. To execute master communication in the status where a stop condition has not been detected, generate a stop condition and then release the bus before starting the master communication.

Use the following sequence for generating a stop condition.

<1> Set the IICCL0 register.

<2> Set the IICC0.IICE0 bit.

<3> Set the IICC0.SPT0 bit.


#### (2) When IICF0.STCEN0 bit = 1


Immediately after  $I^2C0$  operation is enabled, the bus released status (IICBSY0 bit = 0) is recognized regardless of the actual bus status. To issue the first start condition (IICC0.STT0 bit = 1), it is necessary to confirm that the bus has been released, so as to not disturb other communications.

#### **19.15 Communication Operations**

#### 19.15.1 Master operation 1

The following shows the flowchart for master communication when the communication reservation function is enabled (IICF0.IICRSV0 bit = 0) and the master operation is started after a stop condition is detected (IICF0.STCEN0 bit = 0).





#### 19.15.2 Master operation 2

The following shows the flowchart for master communication when the communication reservation function is disabled (IICRSV0 bit = 1) and the master operation is started without detecting a stop condition (STCEN0 bit = 1).




Figure 19-16. Master Operation Flowchart (2)


#### 19.15.3 Slave operation

The following shows the processing procedure of the slave operation.

Basically, the operation of the slave device is event-driven. Therefore, processing by an INTIIC0 interrupt (processing requiring a significant change of the operation status, such as stop condition detection during communication) is necessary.

The following description assumes that data communication does not support extension codes. Also, it is assumed that the INTIIC0 interrupt servicing performs only status change processing and that the actual data communication is performed during the main processing.

Figure 19-17. Software Outline During Slave Operation



Therefore, the following three flags are prepared so that the data transfer processing can be performed by transmitting these flags to the main processing instead of the INTIICO signal.

#### (1) Communication mode flag

This flag indicates the following communication statuses.

Clear mode: Data communication not in progress

Communication mode: Data communication in progress (valid address detection stop condition detection, ACK signal from master not detected, address mismatch)

#### (2) Ready flag

This flag indicates that data communication is enabled. This is the same status as an INTIIC0 interrupt during normal data transfer. This flag is set in the interrupt processing block and cleared in the main processing block. The ready flag for the first data for transmission is not set in the interrupt processing block, so the first data is transmitted without clearance processing (the address match is regarded as a request for the next data).

#### (3) Communication direction flag


This flag indicates the direction of communication and is the same as the value of the IICS0.TRC0 bit.

The following shows the operation of the main processing block during slave operation.

Start I<sup>2</sup>C0 and wait for the communication enabled status. When communication is enabled, perform transfer using the communication mode flag and ready flag (the processing of the stop condition and start condition is performed by interrupts, conditions are confirmed by flags).

For transmission, repeat the transmission operation until the master device stops returning  $\overline{ACK}$  signal. When the master device stops returning  $\overline{ACK}$  signal, transfer is complete.

For reception, receive the required number of data and do not return  $\overline{ACK}$  signal for the next data immediately after transfer is complete. After that, the master device generates the stop condition or restart condition. This causes exit from communications.





The following shows an example of the processing of the slave device by an INTIIC0 interrupt (it is assumed that no extension codes are used here). During an INTIIC0 interrupt, the status is confirmed and the following steps are executed.

- <1> When a stop condition is detected, communication is terminated.
- <2> When a start condition is detected, the address is confirmed. If the address does not match, communication is terminated. If the address matches, the communication mode is set and wait is released, and operation returns from the interrupt (the ready flag is cleared).
- <3> For data transmission/reception, when the ready flag is set, operation returns from the interrupt while the I<sup>2</sup>C0 bus remains in the wait status.

Remark <1> to <3> in the above correspond to <1> to <3> in Figure 19-19 Slave Operation Flowchart (2).




Figure 19-19. Slave Operation Flowchart (2)

#### 19.16 Timing of Data Communication


When using I<sup>2</sup>C bus mode, the master device outputs an address via the serial bus to select one of several slave devices as its communication partner.


After outputting the slave address, the master device transmits the IICS0.TRC0 bit that specifies the data transfer direction and then starts serial communication with the slave device.


The IIC0 register's shift operation is synchronized with the falling edge of the serial clock (SCL0 pin). The transmit data is transferred to the SO latch and is output (MSB first) via the SDA0 pin.


Data input via the SDA0 pin is captured by the IIC0 register at the rising edge of the SCL0 pin.


The data communication timing is shown below.



















# Figure 19-21. Example of Slave to Master Communication (When 9-Clock Wait Is Selected for Both Master and Slave) (1/3)





	(c) Stop condition
Processir	ng by master device
IIC0	IIC0 ← FFH Note IIC0 ← address
ACKD0	·
STD0	
SPD0	
WTIMO	H
ACKE0	
MSTS0	
STT0	
SPT0	
WREL0	Note
INTIIC0	
TRC0	(When SPIEO = 1)
Transfer	
SCL0	
SDA0	D7 X D6 X D5 X D4 X D3 X D2 X D1 X D0 / N- ACK / AD6 X AD5
Process	ing by slave device
IIC0	IIC0 ~ data
ACKD0	
STD0	
SPD0	
WTIMO	
ACKE0	H
MSTS0	
STT0	
SPT0	
WREL0	
INTIIC0	
TRC0	(When SPIE0 = 1)
Note To can	cel master wait, write FFH to IIC0 or set WREL0.

# Figure 19-21. Example of Slave to Master Communication (When 9-Clock Wait Is Selected for Both Master and Slave) (3/3)

## 20.1 Overview

The V850ES/KG1 is provided with a dedicated interrupt controller (INTC) for interrupt servicing and realize an interrupt function that can service interrupt requests from a total of 38 to 42 sources.

An interrupt is an event that occurs independently of program execution, and an exception is an event whose occurrence is dependent on program execution.

The V850ES/KG1 can process interrupt requests from the on-chip peripheral hardware and external sources. Moreover, exception processing can be started by the TRAP instruction (software exception) or by generation of an exception event (fetching of an illegal opcode) (exception trap).

## 20.1.1 Features

	Interrupt Source			V850ES/KG1
Interrupt	Non-maskable	External		1 channel (NMI pin)
function	interrupt	Internal		2 channels (WDT1, WDT2)
	Maskable interrupt	External		7 channels (all edge detection interrupts)
		Internal	WDT1	1 channel
			TMP <sup>Note 1</sup>	3 channels
			тмо	8 channels
			тмн	2 channels
			TM5	2 channels
			WТ	2 channels
			BRG	1 channel
			UART	6 channels
			CSI0	2 channels
			CSIA	2 channels
			IIC <sup>Note 2</sup>	1 channel
			KR	1 channel
			AD	1 channel
			Total	32 channels
Exception	Software exception			16 channels (TRAP00H to TRAP0FH)
function				16 channels (TRAP10H to TRAP1FH)
	Exception trap			2 channels (ILGOP/DBG0)

**Notes 1.** Only in the  $\mu$ PD703215, 703215Y, 70F3215H, 70F3215HY

2. Only in products with an I<sup>2</sup>C bus (Y products)

Table 20-1 lists the interrupt/exception sources.

Туре	Classification	Default Priority	Name	Trigger	Interrupt Source	Exception Code	Handler Address	Restored PC	Interrupt Control Register
Reset	Interrupt	-	RESET	RESET pin input	Pin	0000H	00000000H	Undefined	-
				Internal reset input from WDT1, WDT2	WDT1 WDT2				
Non-	Interrupt	_	NMI	NMI pin valid edge input	Pin	0010H	00000010H	nextPC	-
maskable		_	INTWDT1	WDT1 overflow (when non- maskable interrupt selected)	WDT1	0020H	00000020H	Note 1	-
		_	INTWDT2	WDT2 overflow (when non- maskable interrupt selected)	WDT2	0030H	00000020H	Note 1	-
Software	Exception	-	TRAP0n <sup>№™ 2</sup>	TRAP instruction	-	004nH <sup>№® 2</sup>	00000040H	nextPC	-
exception		_	TRAP1n <sup>№™ 2</sup>	TRAP instruction	-	005nH <sup>№® 2</sup>	00000050H	nextPC	-
Exception trap	Exception	-	ILGOP/ DBG0	Illegal opcode/DBTRAP instruction	-	0060H	00000060H	nextPC	-
Maskable	Interrupt	0	INTWDTM1	WDT1 overflow (when interval timer selected)	WDT1	0080H	00000080H	nextPC	WDT1IC
		1	INTP0	INTP0 pin valid edge input	Pin	0090H	00000090H	nextPC	PIC0
		2	INTP1	INTP1 pin valid edge input	Pin	00A0H	000000A0H	nextPC	PIC1
		3	INTP2	INTP2 pin valid edge input	Pin	00B0H	000000B0H	nextPC	PIC2
		4	INTP3	INTP3 pin valid edge input	Pin	00C0H	000000C0H	nextPC	PIC3
		5	INTP4	INTP4 pin valid edge input	Pin	00D0H	000000D0H	nextPC	PIC4
		6	INTP5	INTP5 pin valid edge input	Pin	00E0H	000000E0H	nextPC	PIC5
		7	INTP6	INTP6 pin valid edge input	Pin	00F0H	000000F0H	nextPC	PIC6
		8	INTTM000	TM00 and CR000 match	ТМ00	0100H	00000100H	nextPC	TM0IC00
		9	INTTM001	TM00 and CR001 match	тмоо	0110H	00000110H	nextPC	TM0IC01
		10	INTTM010	TM01 and CR010 match	TM01	0120H	00000120H	nextPC	TM0IC10
		11	INTTM011	TM01 and CR011 match	TM01	0130H	00000130H	nextPC	TM0IC11
		12	INTTM50	TM50 and CR50 match	TM50	0140H	00000140H	nextPC	TM5IC0
		13	INTTM51	TM51 and CR51 match	TM51	0150H	00000150H	nextPC	TM5IC1
		14	INTCSI00	CSI00 transfer completion	CS100	0160H	00000160H	nextPC	CSI0IC0
		15	INTCSI01	CSI01 transfer completion	CSI01	0170H	00000170H	nextPC	CSI0IC1
		16	INTSRE0	UART0 reception error occurrence	UART0	0180H	00000180H	nextPC	SREIC0
		17	INTSR0	UART0 reception completion	UART0	0190H	00000190H	nextPC	SRIC0
		18	INTST0	UART0 transmission completion	UART0	01A0H	000001AH	nextPC	STIC0
		19	INTSRE1	UART1 reception error occurrence	UART1	01B0H	000001B0H	nextPC	SREIC1
		20	INTSR1	UART1 reception completion	UART1	01C0H	000001C0H	nextPC	SRIC1
		21	INTST1	UART1 transmission completion	UART1	01D0H	000001D0H	nextPC	STIC1

Table 20-1.	Interrupt Source List (1/2)
-------------	-----------------------------

Notes 1. For restoration in the case of INTWDT1 and INTWDT2, refer to 20.10 Cautions.

**2.** n = 0 to FH

Туре	Classification	Default Priority		Trigger	Interrupt Source	Exception Code	Handler Address	Restored PC	Interrupt Control Register
Maskable	Interrupt	22	INTTMHO	TMH0 and CMP00/CMP01 match	тмно	01E0H	000001E0H	nextPC	TMHIC0
		23	INTTMH1	TMH1 and CMP10/CMP11 match	TMH1	01F0H	000001F0H	nextPC	TMHIC1
		24	INTCSIA0	CSIA0 transfer completion	CSIA0	0200H	00000200H	nextPC	CSIAIC0
		25	INTIIC0 <sup>Note 1</sup>	I <sup>2</sup> C0 transfer completion	l <sup>2</sup> C0	0210H	00000210H	nextPC	IICIC0
		26	INTAD	A/D conversion completion	A/D	0220H	00000220H	nextPC	ADIC
		27	INTKR	Key return interrupt	KR	0230H	00000230H	nextPC	KRIC
		28	INTWTI	Watch timer interval	wт	0240H	00000240H	nextPC	WTIIC
		29	INTWT	Watch timer reference time	wт	0250H	00000250H	nextPC	WTIC
		30	INTBRG	8-bit counter of prescaler 3 and PRSCM match	Prescaler 3	0260H	00000260H	nextPC	BRGIC
		31	INTTM020	TM02 and CR020 match	TM02	0270H	00000270H	nextPC	TM0IC20
		32	INTTM021	TM02 and CR021 match	TM02	0280H	00000280H	nextPC	TM0IC21
		33	INTTM030	TM03 and CR030 match	тмоз	0290H	00000290H	nextPC	TM0IC30
		34	INTTM031	TM03 and CR031 match	тмоз	02A0H	000002A0H	nextPC	TM0IC31
		35	INTCSIA1	CSIA1 transfer completion	CSIA1	02B0H	000002B0H	nextPC	CSIAIC1
		45	INTTP0OV <sup>Note 2</sup>	TMP0 overflow	TMP0	03A0H	000003A0H	nextPC	<b>TP00VIC</b>
		46	INTTP0CC0 <sup>Note 2</sup>	TP0CCR0 capture/ TMP0 and TP0CCR0 match	TMP0	03B0H	000003B0H	nextPC	TP0CCIC0
		47	INTTP0CC1 <sup>Note 2</sup>	TP0CCR1 capture/ TMP0 and TP0CCR1 match	TMP0	03C0H	000003C0H	nextPC	TP0CCIC1

Table 20-1. Interrupt Source List (2/2)

**Notes 1.** Only in the  $\mu$ PD703212Y, 703213Y, 703214Y, 703215Y, 70F3214Y, 70F3214HY, 70F3215HY

**2.** Only in the μPD703215, 703215Y, 70F3215H, 70F3215HY

**Remarks 1.** Default priority: The priority order when two or more maskable interrupt requests with the same priority level are generated at the same time. The highest priority is 0.

The priority of non-maskable interrupt request is as follows.

INTWDT2 > INTWDT1 > NMI

- Restored PC: The value of the program counter (PC) saved to EIPC, FEPC, or DBPC when interrupt/exception processing is started. The restored PC when a non-maskable or maskable interrupt is acknowledged while either of the following instructions is being executed does not become nextPC (when an interrupt is acknowledged during the execution of an instruction, the execution of that instruction is stopped and is resumed following completion of interrupt servicing).
  - Load instructions (SLD.B, SLD.BU, SLD.H, SLD.HU, SLD.W)
  - Divide instructions (DIV, DIVH, DIVU, DIVHU)
  - PREPARE, DISPOSE instructions (only when an interrupt occurs before stack pointer update)

nextPC: The PC value at which processing is started following interrupt/exception processing.

 The execution address of the illegal opcode when an illegal opcode exception occurs is calculated with (Restored PC – 4).

#### 20.2 Non-Maskable Interrupts

Non-maskable interrupt request signals are acknowledged unconditionally, even when interrupts are disabled (DI state). Non-maskable interrupts (NMI) are not subject to priority control and take precedence over all other interrupt request signals.

The following three types of non-maskable interrupt request signals are available in the V850ES/KG1.

- NMI pin input (NMI)
- Non-maskable interrupt request signal (INTWDT1) due to overflow of watchdog timer 1
- Non-maskable interrupt request signal (INTWDT2) due to overflow of watchdog timer 2

There are four choices for the valid edge of an NMI pin, namely: rising edge, falling edge, both edges, and no edge detection.

The non-maskable interrupt request signal (INTWDT1) due to overflow of watchdog timer 1 functions by setting the WDTM1.WDTM14 and WDTM1.WDTM13 bits to 10.

The non-maskable interrupt request signal (INTWDT2) due to overflow of watchdog timer 2 functions by setting the WDTM2.WDM21 and WDTM2.WDM20 bits to 01.

When two or more non-maskable interrupts occur simultaneously, they are processed in a sequence determined by the following priority order (the interrupt request signals with low priority level are ignored).

#### INTWDT2 > INTWDT1 > NMI

If during NMI processing, an NMI, INTWDT1, or INTWDT2 request signal newly occurs, processing is performed as follows.

#### (1) If an NMI request signal newly occurs during NMI processing

The new NMI request signal is held pending regardless of the value of the PSW.NP bit. The NMI request signal held pending is acknowledged upon completion of processing of the NMI currently being executed (following RETI instruction execution).

#### (2) If an INTWDT1 request signal newly occurs during NMI processing

If the NP bit remains set (to 1) during NMI processing, the new INTWDT1 request signal is held pending. The INTWDT1 request signal held pending is acknowledged upon completion of processing of the NMI currently being executed (following RETI instruction execution).

If the NP bit is cleared (to 0) during NMI processing, a newly generated INTWDT1 request signal is executed (NMI processing is interrupted).

#### (3) If an INTWDT2 request signal newly occurs during NMI processing

A newly generated INTWDT2 request signal is executed regardless of the value of the NP bit (NMI processing is interrupted).

# Caution For non-maskable interrupt servicing from non-maskable interrupt request signals (INTWDT1, INTWDT2), refer to 20.10 Cautions.





Figure 20-1. Acknowledging Non-Maskable Interrupt Request Signals (1/2)





#### 20.2.1 Operation

Upon generation of a non-maskable interrupt request signal, the CPU performs the following processing and transfers control to a handler routine.

- <1> Saves the restored PC to FEPC.
- <2> Saves the current PSW to FEPSW.
- <3> Writes the exception code (0010H, 0020H, 0030H) to the higher halfword (FECC) of ECR.
- <4> Sets the PSW.NP and PSW.ID bits to 1 and clears the PSW.EP bit to 0.
- <5> Loads the handler address (00000010H, 00000020H, 00000030H) of the non-maskable interrupt to the PC and transfers control.

Figure 20-2 shows the servicing flow for non-maskable interrupts.




Figure 20-2. Non-Maskable Interrupt Servicing

#### 20.2.2 Restore

Execution is restored from non-maskable interrupt servicing by the RETI instruction.

#### (1) In case of NMI

Restore from NMI processing is done with the RETI instruction.

When the RETI instruction is executed, the CPU performs the following processing and transfers control to the address of the restored PC.

- (i) Loads the values of the restored PC and PSW from FEPC and FEPSW, respectively, because the PSW.EP bit and the PSW.NP bit are 0 and 1, respectively.
- (ii) Transfers control back to the loaded address of the restored PC and PSW.

Figure 20-3 shows the processing flow of the RETI instruction.




Figure 20-3. RETI Instruction Processing

#### (2) In case of INTWDT1, INTWDT2 signals

For non-maskable interrupt servicing by the non-maskable interrupt request signals (INTWDT1, INTWDT2), refer to **20.10 Cautions**.

## 20.2.3 NP flag

The NP flag is a status flag that indicates that non-maskable interrupt servicing is in progress. This flag is set when a non-maskable interrupt request has been acknowledged, and masks all non-maskable requests to prevent multiple interrupts.

	et: 00000020	H								
3	1	8	7	6	5	4	3	2	1	0
PSW		0	NP	ΕP	ID	SAT	CY	٥٧	S	Z
_										
	NP	NMI servicin	g stat	us						
	0	No non-maskable interrupt servicing								
	0									

#### 20.3 Maskable Interrupts

Maskable interrupt request signals can be masked by interrupt control registers. The V850ES/KG1 has 35 to 39 maskable interrupt sources (refer to **20.1.1 Features**).

If two or more maskable interrupt request signals are generated at the same time, they are acknowledged according to the default priority. In addition to the default priority, eight levels of interrupt priorities can be specified by using the interrupt control registers, allowing programmable priority control.

When an interrupt request signal has been acknowledged, the interrupt disabled (DI) status is set and the acknowledgment of other maskable interrupt request signals is disabled.

When the EI instruction is executed in an interrupt servicing routine, the interrupt enabled (EI) status is set, which enables acknowledgment of interrupt request signals having a priority higher than that of the interrupt request signal currently in progress. Note that only interrupt request signals with a higher priority have this capability; interrupt request signals with the same priority level cannot be nested.

To use multiple interrupts, it is necessary to save EIPC and EIPSW to memory or a register before executing the EI instruction, and restore EIPC and EIPSW to the original values by executing the DI instruction before the RETI instruction.

When the WDTM1.WDTM14 bit is cleared to 0, the watchdog timer 1 overflow interrupt functions as a maskable interrupt (INTWDTM1).

#### 20.3.1 Operation

If a maskable interrupt request signal is generated, the CPU performs the following processing and transfers control to a handler routine.

<1> Saves the restored PC to EIPC.

- <2> Saves the current PSW to EIPSW.
- <3> Writes an exception code to the lower halfword of ECR (EICC).
- <4> Sets the PSW.ID bit to 1 and clears the PSW.EP bit to 0.
- <5> Loads the corresponding handler address to the PC and transfers control.

The maskable interrupt request signal masked by INTC and the maskable interrupt request signal that occurs while another interrupt is being serviced (when PSW.NP bit = 1 or ID bit = 1) are held pending internally. When the interrupts are unmasked, or when the NP bit = 0 and the ID bit = 0 by using the RETI and LDSR instructions, a new maskable interrupt servicing is started in accordance with the priority of the pending maskable interrupt request signal.

Figure 20-4 shows the servicing flow for maskable interrupts.




Figure 20-4. Maskable Interrupt Servicing

#### 20.3.2 Restore

Execution is restored from maskable interrupt servicing by the RETI instruction.

When the RETI instruction is executed, the CPU performs the following processing and transfers control to the address of the restored PC.

- (1) Loads the values of the restored PC and PSW from EIPC and EIPSW because the PSW.EP bit and the PSW.NP bit are both 0.
- (2) Transfers control to the loaded address of the restored PC and PSW.

Figure 20-5 shows the processing flow of the RETI instruction.




Figure 20-5. RETI Instruction Processing


#### 20.3.3 Priorities of maskable interrupts


INTC provides a multiple interrupt servicing in which an interrupt can be acknowledged while another interrupt is being serviced. Multiple interrupts can be controlled by priority levels.


There are two types of priority level control: control based on the default priority levels, and control based on the programmable priority levels specified by the interrupt priority level specification bit (xxICn.xxPRn bit). When two or more interrupts having the same priority level specified by xxPRn are generated at the same time, interrupts are serviced in order depending on the priority level allocated to each interrupt request (default priority level) beforehand. For more information, refer to **Table 20-1 Interrupt Source List**. Programmable priority control divides interrupt requests into eight levels by setting the priority level specification flag.

Note that when an interrupt request signal is acknowledged, the PSW.ID flag is automatically set (1). Therefore, when multiple interrupts are to be used, clear (0) the ID flag beforehand (for example, by placing the EI instruction into the interrupt service program) to enable interrupts.

- Remark xx: Identifying name of each peripheral unit (refer to Table 20-2 Interrupt Control Registers (xxICn))
  - n: Peripheral unit number (refer to Table 20-2 Interrupt Control Registers (xxICn))












Figure 20-7. Example of Servicing Simultaneously Generated Interrupt Request Signals

#### 20.3.4 Interrupt control register (xxlCn)

An interrupt control register is assigned to each maskable interrupt and sets the control conditions for each maskable interrupt request. The interrupt control registers can be read or written in 8-bit or 1-bit units.

After reset, xxICn is set to 47H.

Caution Be sure to read the xxICn.xxIFn bit while interrupts are disabled (DI). If the xxIFn bit is read while interrupts are enabled (EI), an incorrect value may be read if there is a conflict between acknowledgment of the interrupt and reading of the bit.

xxlCn ×	xlFn		5	4	3	2	1	0
		xxMKn	0	0	0	xxPRn2	xxPRn1	xxPRn0
						. r. Noto		
×	xIFn				pt reques	st flag <sup>Note</sup>		
	0		-	generated				
	1 Interrupt request generated							
x	xMKn			Inte	rrupt mas	sk flag		
	0	Enables i	nterrupt se	rvicing				
	1	Disables	interrupt se	ervicing (pe	nding)			
xx	PRn2	xxPRn1	xxPRn0		Interrupt	priority spec	cification bit	t
	0	0	0	Specifies	level 0 (h	ighest)		
	0	0	1	Specifies	level 1			
	0	1	0	Specifies	level 2			
	0	1	1	Specifies	level 3			
	1	0	0	Specifies	level 4			
	1	0	1	Specifies	level 5			
	1	1	0	Specifies	level 6			
	1	1	1	Specifies	level 7 (le	owest)		

Following tables list the addresses and bits of the interrupt control registers.

Address	Register				В	its			
		<7>	<6>	5	4	3	2	1	0
FFFFF110H	WDT1IC	WDT1IF	WDT1MK	0	0	0	WDT1PR2	WDT1PR1	WDT1PR0
FFFFF112H	PIC0	PIF0	PMK0	0	0	0	PPR02	PPR01	PPR00
FFFFF114H	PIC1	PIF1	PMK1	0	0	0	PPR12	PPR11	PPR10
FFFFF116H	PIC2	PIF2	PMK2	0	0	0	PPR22	PPR21	PPR20
FFFFF118H	PIC3	PIF3	PMK3	0	0	0	PPR32	PPR31	PPR30
FFFFF11AH	PIC4	PIF4	PMK4	0	0	0	PPR42	PPR41	PPR40
FFFFF11CH	PIC5	PIF5	PMK5	0	0	0	PPR52	PPR51	PPR50
FFFFF11EH	PIC6	PIF6	PMK6	0	0	0	PPR62	PPR61	PPR60
FFFFF120H	TM0IC00	TM0IF00	TM0MK00	0	0	0	TM0PR002	TM0PR001	TM0PR000
FFFFF122H	TM0IC01	TM0IF01	TM0MK01	0	0	0	TM0PR012	TM0PR011	TM0PR010
FFFFF124H	TM0IC10	TM0IF10	TM0MK10	0	0	0	TM0PR102	TM0PR101	TM0PR100
FFFFF126H	TM0IC11	TM0IF11	TM0MK11	0	0	0	TM0PR112	TM0PR111	TM0PR110
FFFFF128H	TM5IC0	TM5IF0	TM5MK0	0	0	0	TM5PR02	TM5PR01	TM5PR00
FFFFF12AH	TM5IC1	TM5IF1	TM5MK1	0	0	0	TM5PR12	TM5PR11	TM5PR10
FFFFF12CH	CSI0IC0	CSI0IF0	CSI0MK0	0	0	0	CSI0PR02	CSI0PR01	CSI0PR00
FFFFF12EH	CSI0IC1	CSI0IF1	CSI0MK1	0	0	0	CSI0PR12	CSI0PR11	CSI0PR10
FFFFF130H	SREIC0	SREIF0	SREMK0	0	0	0	SREPR02	SREPR01	SREPR00
FFFFF132H	SRIC0	SRIF0	SRMK0	0	0	0	SRPR02	SRPR01	SRPR00
FFFFF134H	STIC0	STIF0	STMK0	0	0	0	STPR02	STPR01	STPR00
FFFFF136H	SREIC1	SREIF1	SREMK1	0	0	0	SREPR12	SREPR11	SREPR10
FFFFF138H	SRIC1	SRIF1	SRMK1	0	0	0	SRPR12	SRPR11	SRPR10
FFFFF13AH	STIC1	STIF1	STMK1	0	0	0	STPR12	STPR11	STPR10
FFFFF13CH	TMHIC0	TMHIF0	TMHMK0	0	0	0	TMHPR02	TMHPR01	TMHPR00
FFFFF13EH	TMHIC1	TMHIF1	TMHMK1	0	0	0	TMHPR12	TMHPR11	TMHPR10
FFFFF140H	CSIAIC0	CSIAIF0	CSIAMK0	0	0	0	CSIAPR02	CSIAPR01	CSIAPR00
FFFFF142H	IICIC0 <sup>Note 1</sup>	IICIF0	IICMK0	0	0	0	IICPR02	IICPR01	IICPR00
FFFFF144H	ADIC	ADIF	ADMK	0	0	0	ADPR2	ADPR1	ADPR0
FFFFF146H	KRIC	KRIF	KRMK	0	0	0	KRPR2	KRPR1	KRPR0
FFFFF148H	WTIIC	WTIIF	WTIMK	0	0	0	WTIPR2	WTIPR1	WTIPR0
FFFFF14AH	WTIC	WTIF	WTMK	0	0	0	WTPR2	WTPR1	WTPR0
FFFFF14CH	BRGIC	BRGIF	BRGMK	0	0	0	BRGPR2	BRGPR1	BRGPR0
FFFFF14EH	TM0IC20	TM0IF20	TM0MK20	0	0	0	TM0PR202	TM0PR201	TM0PR200
FFFFF150H	TM0IC21	TM0IF21	TM0MK21	0	0	0	TM0PR212	TM0PR211	TM0PR210
FFFFF152H	TM0IC30	TM0IF30	TM0MK30	0	0	0	TM0PR302	TM0PR301	TM0PR300
FFFFF154H	TM0IC31	TM0IF31	TM0MK31	0	0	0	TM0PR312	TM0PR311	TM0PR310
FFFFF156H	CSIAIC1	CSIAIF1	CSIAMK1	0	0	0	CSIAPR12	CSIAPR11	CSIAPR10
FFFFF174H	TP00VIC <sup>Note 2</sup>	<b>TP00VIF</b>	<b>TP0OVMK</b>	0	0	0	TP00VPR2	TP0OVPR1	TP0OVPR0
FFFFF176H	TP0CCIC0 <sup>Note 2</sup>	TP0CCIF0	ТР0ССМК0	0	0	0	TP0CCPR02	TP0CCPR01	TP0CCPR00
FFFFF178H	TP0CCIC1Note 2	TO0CCIF1	TP0CCMK1	0	0	0	TP0CCPR12	TP0CCPR11	TP0CCPR10

# Table 20-2. Interrupt Control Registers (xxICn)

**Notes 1.** Only in the μPD703212Y, 703213Y, 703214Y, 703215Y, 70F3214Y, 70F3214HY, 70F3215HY

**2.** Only in the  $\mu$ PD703215, 703215Y, 70F3215H, 70F3215HY

#### 20.3.5 Interrupt mask registers 0 to 3 (IMR0 to IMR3)

These registers set the interrupt mask status for maskable interrupts. The xxMKn bit of the IMR0 to IMR3 registers and the xxMKn bit of the xxICn register are respectively linked.

The IMRm register can be read or written in 16-bit units (m = 0 to 3).

When the higher 8 bits of the IMRk register are treated as the IMRkH register and the lower 8 bits of the IMRk register as the IMRkL register, they can be read or written in 8-bit or 1-bit units (k = 0, 1).

Caution In the device file, the xxMKn bit of the xxICn register is defined as a reserved word. Therefore, if bit manipulation is performed using the name xxMKn, the xxICn register, not the IMRm register, is rewritten (as a result, the IMRm register is also rewritten).

	eset: FFFFI				FFFFF100	H, IMR0H		
	15	14	13	12	11	10	9	8
IMR0 (IMR0H <sup>Note 1</sup> )	CSI0MK1	CSI0MK0	TM5MK1	TM5MK0	TM0MK11	TM0MK10	TM0MK0 <sup>-</sup>	
	7	6	5	4	3	2	1	0
(IMR0L)	PMK6	PMK5	PMK4	PMK3	PMK2	PMK1	PMK0	WDT1MK
After r	eset: FFFFI	H R/W	Addres		FFFF102H FFFFF102	l, H, IMR1H	FFFFF10	3H
	15	14	13	12	11	10	9	8
IMR1 (IMR1H <sup>Note 1</sup> )	ТМОМК20	BRGMK	WTMK	WTIMK	KRMK	ADMK	IICMK0	CSIAMK0
	7	6	5	4	3	2	1	0
(IMR1L)	TMHMK1	ТМНМК0	STMK1	SRMK1	SREMK1	STMK0	SRMK0	SREMK0
After r	eset: FFFFI			,	MR2L FFF		0	0
	15	14	13	12	11	10	9	8
IMR2	1	1	1	1	1	1	1	1
	7	6	5	4	3 CSIAMK1	2 TM0MK31		
(IMR2L)	1	1	1	1	CSIAMKI			
After r	eset: FFFFI	H R/W	Addres	s: IMR3. II	MR3L FFF	FF106H		
	15	14	13	12	11	10	9	8
IMR3 <sup>Note 2</sup>	1	1	1	1	1	1	1	1
	7	6	5	4	3	2	1	0
(IMR3L)	1	1	1	TP0CCMK1	ТР0ССМК0	TP0OVMK	1	1
	xxMKn			Interrupt n	nask flag se	etting		
	0	Enables i	interrupt se	ervicing				
	1	Disables	interrupt s	ervicing				
Caution 5	1-bit units Only in the	, specify t e $\mu$ PD703 5 to 4 of the operation	hese bits 215, 703 he IMR2 h is not g	as bits 0 t 215Y, 70F register a uarantee	to 7 of the 3215H, 7 and bits 1 d if their v	IMR0H a 0F3215H 5 to 5, 1, a value is c	nd IMR1I ( and 0 of hanged.	H registers
Remark x	xx: Identify	ring name	of each	periphera	ıl unit (ref	er to <b>Tab</b>	e 20-2	Interrupt

#### 20.3.6 In-service priority register (ISPR)

This register holds the priority level of the maskable interrupt currently being acknowledged. When the interrupt request signal is acknowledged, the bit of this register corresponding to the priority level of that interrupt request signal is set (1) and remains set while the interrupt is being serviced.

When the RETI instruction is executed, the bit among those that are set (1) in the ISPR register that corresponds to the interrupt request signal having the highest priority is automatically cleared (0) by hardware. However, it is not cleared (0) when execution is returned from non-maskable interrupt servicing or exception processing.

This register is read-only, in 8-bit or 1-bit units.

After reset, ISPR is cleared to 00H.

Caution If an interrupt is acknowledged while the ISPR register is being read in the interrupt enabled (EI) status, the value of the ISPR register after the bits of the register have been set to 1 by acknowledging the interrupt may be read. To accurately read the value of the ISPR register before an interrupt is acknowledged, read the register while interrupts are disabled (DI status).

	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
SPR	ISPR7	ISPR6	ISPR5	ISPR4	ISPR3	ISPR2	ISPR1	ISPR0
	ISPRn		Priority of	of interrupt	currently b	eing ackno	wledged	
	0	Interrupt r	equest with	n priority n i	s not ackn	owledged		
	1	Interrupt r	equest with	n priority n i	s being acl	knowledge	d	

# 20.3.7 ID flag

The interrupt disable flag (ID) is allocated to the PSW and controls the maskable interrupt's operating state, and stores control information regarding enabling/disabling reception of interrupt request signals.

After reset, this flag is set to 00000020H.

	31						8	7	6	5	4	3	2	1	0
PSW				0				NP	EP	ID	SAT	CY	OV	S	Z
[	ID				Masł	kable inte	errupt servi	cing s	pecifi	catio	ງ <sup>Note</sup>				
	0														
	1		Maskable	e interrup	ot request	t signal ad	cknowledgi	nent o	disabl	ed					
	Note		•	0 (	ID) funct		cleared								

#### 20.3.8 Watchdog timer mode register 1 (WDTM1)

This register is a special register that can be written to only in a special sequence. To generate a maskable interrupt (INTWDT1), clear the WDTM14 bit to 0.

This register can be read or written in 8-bit or 1-bit units (for details, refer to **CHAPTER 12 WATCHDOG TIMER FUNCTIONS**).

After res	et: 00H	R/W A	Address: Fl	FFF6C2H								
	<7>	6	5	4	3	2	1	0				
WDTM1	RUN1	0	0	WDTM14	WDTM13	0	0	0				
	RUN1		Watch	dog timer c	peration mo	ode select	ion <sup>Note 1</sup>					
	0	Stop cour	Stop count operation									
	1	Clear cou	nter and st	art count op	peration							
	WDTM14	WDTM13	Watch	dog timer c	peration mo	ode select	ion <sup>Note 2</sup>					
	0	0		mer mode				,				
	0	1	(Generate	maskable i	nterrupt INT	WDIM1 w	hen overflo	w occurs)				
	1	0	Watchdog timer mode 1 <sup>Note 3</sup> (Generate non-maskable interrupt INTWDT1 when overflow occurs)									
	1	1		g timer mod TRES2 res	e 2 et operatior	n when ov	erflow occi	urs)				
	There 2. Once by sol 3. For no	fore, once the WDT tware. Re on-maska	e counting M14 and eset is the ble interru	starts, it o WDTM13 only way	to clear th ng due to	stopped been set nese bits.	except re (1), they	set. cannot be	e cleared (0) quest signal			

## 20.4 External Interrupt Request Input Pins (NMI, INTP0 to INTP6)

### 20.4.1 Noise elimination

#### (1) Noise elimination for NMI pin

The NMI pin includes a noise eliminator that operates using analog delay. Therefore, a signal input to the NMI pin is not detected as an edge unless it maintains its input level for a certain period. The edge is detected only after a certain period has elapsed.

The NMI pin is used for releasing the STOP mode. In the STOP mode, noise elimination using the system clock is not performed because the internal system clock is stopped.

#### (2) Noise elimination for INTP0 to INTP6 pins

The INTP0 to INTP6 pins include a noise eliminator that operates using analog delay. Therefore, a signal input to each pin is not detected as an edge unless it maintains its input level for a certain period. The edge is detected only after a certain period has elapsed.

#### 20.4.2 Edge detection

The valid edges of the NMI and INTP0 to INTP6 pins can be selected from the following four types for each pin.

- Falling edge
- Rising edge
- Both edges
- No edge detection

After reset, the edge detection for the NMI pin is set to "no edge detection". Therefore, interrupt requests cannot be acknowledged (the NMI pin functions as a normal port) unless a valid edge is specified by the INTR0, INTF0, INTR9H, and INTF9H registers.

When using the P02/NMI pin as an output port, set the NMI pin valid edge to "no edge detection".

## (1) External interrupt rising and falling edge specification registers 0 (INTR0, INTF0)

These are 8-bit registers that specify detection of the rising and falling edges of the NMI and INTP0 to INTP3 pins.

These registers can be read or written in 8-bit or 1-bit units. After reset, these registers are cleared to 00H.

Caution When switching to the port function from the external interrupt function (alternate function), edge detection may be performed. Therefore, set the port mode after setting the INTF0n and INTR0n bits = 00.

After res	After reset: 00H R/W Address: INTR0 FFFFFC20H, INTF0 FFFFFC00H							
	7	6	5	4	3	2	1	0
INTR0	0	INTR06	INTR05	INTR04	INTR03	INTR02	0	0
		INTP3	INTP2	INTP1	INTP0	NMI		
	7	6	5	4	3	2	1	0
INTF0	0	INTF06	INTF05	INTF04	INTF03	INTF02	0	0
		INTP3	INTP2	INTP1	INTP0	NMI		
<b>Remark</b> For specification of the valid edge, refer to <b>Table 20-3</b> .								

INTF0n	INTR0n	Valid edge specification $(n = 2 \text{ to } 6)$
0	0	No edge detection
0	1	Rising edge
1	0	Falling edge
1	1	Both edges

**Remark** n = 2: Control of NMI pin

n = 3 to 6: Control of INTP0 to INTP3 pins

(2) External interrupt rising and falling edge specification registers 9H (INTR9H, INTF9H) These are 8-bit registers that specify detection of the rising edge of the INTP4 to INTP6 pins. These registers can be read or written in 8-bit or 1-bit units. After reset, these registers are cleared to 00H.

Caution When switching to the port function from the external interrupt function (alternate function), edge detection may be performed. Therefore, set the port mode after setting the INTF9n and INTR9n bits = 00.

After res	et: 00H	R/W	Address: IN	ITR9H FF	FFFC33H,	INTF9H FF	FFFC13H		
_	7	6	5	4	3	2	1	0	
INTR9H	INTR915	INTR914	INTR913	0	0	0	0	0	
	INTP6	INTP5	INTP4						
	7	6	5	4	3	2	1	0	
INTF9H	INTF915	INTF914	INTF913	0	0	0	0	0	
	INTP6	INTP5	INTP4						
Remark	<b>Remark</b> For specification of the valid edge, refer to <b>Table 20-4</b> .								

## Table 20-4. INTP4 to INTP6 Pins Valid Edge Specification

INTF9n	INTR9n	Valid edge specification (n = 13 to 15)
0	0	No edge detection
0	1	Rising edge
1	0	Falling edge
1	1	Both edges

**Remark** n = 13 to 15: Control of INTP4 to INTP6 pins

## 20.5 Software Exceptions


A software exception is generated when the CPU executes the TRAP instruction. Software exceptions can always be acknowledged.


#### 20.5.1 Operation

If a software exception occurs, the CPU performs the following processing and transfers control to a handler routine.

- <1> Saves the restored PC to EIPC.
- <2> Saves the current PSW to EIPSW.
- <3> Writes an exception code to the lower 16 bits (EICC) of ECR (interrupt source).
- <4> Sets the PSW.EP and PSW.ID bits to 1.
- <5> Loads the handler address (00000040H or 00000050H) for the software exception routine to the PC and transfers control.

Figure 20-8 shows the software exception processing flow.





The handler address is determined by the operand (vector) of the TRAP instruction. If the vector is 00H to 1FH, the handler address is 00000040H, and if the vector is 10H to 1FH, the handler address is 00000050H.

### 20.5.2 Restore


Execution is restored from software exception processing by the RETI instruction.

When the RETI instruction is executed, the CPU performs the following processing and transfers control to the address of the restored PC.

- <1> Loads the restored PC and PSW from EIPC and EIPSW because the PSW.EP bit is 1.
- <2> Transfers control to the address of the restored PC and PSW.

Figure 20-9 shows the processing flow of the RETI instruction.





# 20.5.3 EP flag

The EP flag, which is bit 6 of the PSW, is a status flag that indicates that exception processing is in progress. It is set when an exception occurs.


					_					
	31	3	3 7	6	5	4	3	2	1	0
PSW		0	NP	ΕP	ID	SAT	CY	ov	S	Z
	EP	Exception processing status								
	0 Exception processing not in progress									
	0	Exception processing not in progress								

## 20.6 Exception Trap

The exception trap is an interrupt that is requested when the illegal execution of an instruction takes place. In the V850ES/KG1, an illegal opcode trap (ILGOP: illegal opcode trap) is considered as an exception trap.

#### 20.6.1 Illegal opcode

An illegal opcode is defined as an instruction with instruction opcode (bits 10 to 5) = 111111B, sub-opcode (bits 26 to 23) = 0111B to 1111B, and sub-opcode (bit 16) = 0B. When such an instruction is executed, an exception trap is generated.




# Caution It is recommended not to use illegal opcode because instructions may newly be assigned in the future.

#### (1) Operation

Upon generation of an exception trap, the CPU performs the following processing and transfers control to a handler routine.

- <1> Saves the restored PC to DBPC.
- <2> Saves the current PSW to DBPSW.
- <3> Sets the PSW.NP, PSW.EP, and PSW.ID bits.
- <4> Loads the handler address (0000060H) for the exception trap routine to the PC and transfers control.

Figure 20-10 shows the exception trap processing flow.



## (2) Restore

Execution is restored from exception trap processing by the DBRET instruction. When the DBRET instruction is executed, the CPU performs the following processing and transfers control to the address of the restored PC.


Exception processing

<1> Loads the restored PC and PSW from DBPC and DBPSW.

<2> Transfers control to the loaded address of the restored PC and PSW.

Figure 20-11 shows the processing flow for restore from exception trap processing.

Figure 20-11. Processing Flow for Restore from Exception Trap



#### 20.6.2 Debug trap

A debug trap is an exception that occurs upon execution of the DBTRAP instruction and that can be acknowledged at all times.

When a debug trap occurs, the CPU performs the following processing.

# (1) Operation

- <1> Saves the restored PC to DBPC.
- <2> Saves the current PSW to DBPSW.
- <3> Sets the PSW.NP, PSW.EP, and PSW.ID bits to 1.
- <4> Sets the handler address (0000060H) for the debug trap routine to the PC and transfers control.

Figure 20-12 shows the debug trap processing flow.




Figure 20-12. Debug Trap Processing


# (2) Restore

Execution is restored from debug trap processing by the DBRET instruction. When the DBRET instruction is executed, the CPU performs the following processing and transfers control to the address of the restored PC.

<1> Loads the restored PC and PSW from DBPC and DBPSW.

<2> Transfers control to the loaded address of the restored PC and PSW.

Figure 20-13 shows the processing flow for restore from debug trap processing.



## Figure 20-13. Processing Flow for Restore from Debug Trap

## 20.7 Multiple Interrupt Servicing Control

Multiple interrupt servicing control is a function that stops an interrupt service routine currently in progress if a higher priority interrupt request signal is generated, and processes the acknowledgment operation of the higher priority interrupt request signal.

If an interrupt request signal with a lower or equal priority is generated and a service routine is currently in progress, the later interrupt request signal will be held pending.

Multiple interrupt servicing control is performed when interrupts are enabled (PSW.ID bit = 0). Even in an interrupt servicing routine, multiple interrupt control must be performed while interrupts are enabled (ID bit = 0). If a maskable interrupt or software exception is generated in a maskable interrupt or software exception service program, EIPC and EIPSW must be saved.

The following example illustrates the procedure.


#### (1) To acknowledge maskable interrupt request signals in service program

Service program for maskable interrupt or exception

<ul> <li></li> <li>EIPC saved to memory or register</li> <li>EIPSW saved to memory or register</li> <li>EI instruction (enables interrupt acknowledgment)</li> </ul>	
<ul> <li></li> <li></li> <li>DI instruction (disables interrupt acknowledgment)</li> <li>Saved value restored to EIPSW</li> <li>Saved value restored to EIPC</li> </ul>	←Acknowledges maskable interrupt
RETI instruction	

#### (2) To generate exception in service program

Service program for maskable interrupt or exception



Priorities 0 to 7 (0 is the highest) can be set for each maskable interrupt request in multiple interrupt servicing control by software. To set a priority level, write values to the xxICn.xxPRn0 to xxICn.xxPRn2 bits corresponding to each maskable interrupt request. After reset, interrupt requests are masked by the xxICn.xxMKn bit, and the priority is set to level 7 by the xxPRn0 to xxPRn2 bits.

Priorities of maskable interrupts are as follows.

(High) Level 0 > Level 1 > Level 2 > Level 3 > Level 4 > Level 5 > Level 6 > Level 7 (Low)

Interrupt servicing that has been suspended as a result of multiple interrupt servicing control is resumed after the interrupt servicing of the higher priority has been completed and the RETI instruction has been executed. A pending interrupt request signal is acknowledged after the current interrupt servicing has been completed and the RETI instruction has been executed.


Caution In a non-maskable interrupt servicing routine (in the time until the RETI instruction is executed), maskable interrupts are not acknowledged and held pending.

## 20.8 Interrupt Response Time

Except in the following cases, the CPU interrupt response time is a minimum of 4 clocks. If inputting consecutive interrupt request signals, at least 4 clocks must be placed between each interrupt request signal.

- IDLE/STOP mode
- External bus access
- Consecutive interrupt request non-sample instruction (refer to 20.9 Periods in Which Interrupts Are Not Acknowledged by CPU)
- Access to interrupt control register
- Access to peripheral I/O register

## Figure 20-14. Pipeline Operation During Interrupt Request Signal Acknowledgment (Outline)



#### 20.9 Periods in Which Interrupts Are Not Acknowledged by CPU


Interrupts are acknowledged by the CPU while an instruction is being executed. However, no interrupt is acknowledged between an interrupt request non-sample instruction and the next instruction.

The following instructions are interrupt request non-sample instructions.

- El instruction
- DI instruction
- LDSR reg2, 0x5 instructions (vs. PSW)
- Store instruction for the PRCMD register
- Store instruction and bit manipulation instruction for the following registers
  - Interrupt-related registers:
    - Interrupt control register (xxlCn), interrupt mask registers 0 to 3 (IMR0 to IMR3)

# 20.10 Cautions

Design the system so that restoring by the RETI instruction is as follows after a non-maskable interrupt triggered by a non-maskable interrupt request signal (INTWDT1/INTWDT2) is serviced.



#### Figure 20-15. Restoring by RETI Instruction

# CHAPTER 21 KEY INTERRUPT FUNCTION

# 21.1 Function


A key interrupt request signal (INTKR) can be generated by inputting a falling edge to the eight key input pins (KR0 to KR7) by setting the KRM register.

# Caution If any of the KR0 to KR7 pins is at low level, the INTKR signal is not generated even if a falling edge is input to another pin.

Flag	Pin Description
KRM0	Controls KR0 signal in 1-bit units
KRM1	Controls KR1 signal in 1-bit units
KRM2	Controls KR2 signal in 1-bit units
KRM3	Controls KR3 signal in 1-bit units
KRM4	Controls KR4 signal in 1-bit units
KRM5	Controls KR5 signal in 1-bit units
KRM6	Controls KR6 signal in 1-bit units
KRM7	Controls KR7 signal in 1-bit units

## Table 21-1. Assignment of Key Return Detection Pins

#### Figure 21-1. Key Return Block Diagram



# 21.2 Register

# (1) Key return mode register (KRM)

The KRM register controls the KRM0 to KRM7 bits using the KR0 to KR7 signals. This register can be read or written in 8-bit or 1-bit units. After reset, KRM is cleared to 00H.

After rese	et: 00H	R/W A	ddress: Ff	FFF300H						
	7	6	5	4	3	2	1	0		
KRM	KRM7	KRM6	KRM5	KRM4	KRM3	KRM2	KRM1	KRM0		
	KRMn			Key re	turn mode	control				
	0	Does not	detect key	return signa	al					
	1	Detects ke	ey return si	gnal						
	1       Detects key return signal         Caution       If the KRM register is changed, an interrupt request signal (INTKR) may be generated. To prevent this, change the KRM register after disabling interrupt (DI), and then enable interrupts (EI) after clearing the interrupt request flat (KRIC.KRIF bit) to 0.         Remark       For the alternate-function pin settings, refer to Table 4-16 Settings When Port Pin									

# **CHAPTER 22 STANDBY FUNCTION**

## 22.1 Overview

The power consumption of the system can be effectively reduced by using the standby modes in combination and selecting the appropriate mode for the application. The available standby modes are listed in Table 22-1.


Mode	Functional Outline
HALT mode	Mode to stop only the operating clock of the CPU
IDLE mode	Mode to stop all the operations of the internal circuits except the oscillator <sup>Note 1</sup>
STOP mode	Mode to stop all the operations of the internal circuits except the subclock oscillator.Note 2
Subclock operation mode	Mode to use the subclock as the internal system clock
Sub-IDLE mode	Mode to stop all the operations of the internal circuits, except the oscillator, in the subclock operation mode

## Table 22-1. Standby Modes

Notes 1. The PLL does not stop. To realize low power consumption, stop the PLL and then shift to the IDLE mode.


2. Change to the clock-through mode, stop the PLL, then shift to the STOP mode. For details, refer to CHAPTER 6 CLOCK GENERATION FUNCTION.

Figure 22-1. Status Transition (1/2)



- internal interrupt request signal from peripheral functions operable in IDLE mode.4. Non-maskable interrupt request signal (NMI pin input, INTWDT2 (when the CPU is operating on the subclock)), unmasked external interrupt request signal (INTP0 to INTP6 pin input), or unmasked
- subclock)), unmasked external interrupt request signal (INTP0 to INTP6 pin input), or unmasked internal interrupt request signal from peripheral functions operable in STOP mode.
- 5. Reset by RESET pin input or watchdog timer 2 (when the CPU is operating on the subclock) overflow (WDTRES2).





# 22.2 Registers

# (1) Power save control register (PSC)

This is an 8-bit register that controls the standby function. The STP bit of this register is used to specify the standby mode. The PSC register is a special register that can be written to only in a special sequence (refer to **3.4.7 Special registers**).

This register can be read or written in 8-bit or 1-bit units.

After reset, PSC is cleared to 00H.

	<7>	6	<5>	<4>	3	2	<1>	0		
PSC	NMI2M	0	NMIOM	INTM	0	0	STP	0		
			-			I				
	NMI2M	Control of releasing standby mode <sup>Note</sup> by INTWDT2 signal								
	0	Releasing standby mode <sup>Note</sup> by INTWDT2 signal enabled								
	1	Releasin	g standby m	ode <sup>Note</sup> by	INTWDT2	signal disa	abled			
		1								
	NMIOM		Control of r					t		
	0		g standby m							
	1	Releasin	g standby m	ode <sup>Note</sup> by	NMI pin in	out disable	d			
					Nete					
	INTM		ntrol of releasing standby mode <sup>Note</sup> by maskable interrupt request signals							
	0	Releasing standby mode <sup>Note</sup> by maskable interrupt request signals enabled								
	1	Releasing standby mode <sup>Note</sup> by maskable interrupt request signals disabled								
	STP			Standb	y mode <sup>Note</sup>	settina				
	0	Normal mode								
	1	Standby mode <sup>Note</sup>								
n this case, st ns 1. If the setting	NMI2M, I	NMIOM, a		bits, and	the STF	bit are	set to 1	at the sa		
corres		to the ir	I being he nterrupt re	-	-					

# (2) Power save mode register (PSMR)


This is an 8-bit register that controls the operation status in the standby mode and the clock operation. This register can be read or written in 8-bit or 1-bit units. After reset, PSMR is cleared to 00H.

After reset: 00H R/W After reset: FFFFF820H 2 <0> 7 6 5 4 3 1 PSMR XTSTP PSM 0 0 0 0 0 0 XTSTP Specification of subclock oscillator use 0 Subclock oscillator used 1 Subclock oscillator not used PSM Specification of operation in standby mode IDLE mode 0 1 STOP mode Cautions 1. Be sure to clear the XTSTP bit to 0 during subclock resonator connection. 2. Be sure to clear bits 1 to 6 of the PSMR register to 0.

3. The PSM bit is valid only when the PSC.STP bit is 1.

#### (3) Oscillation stabilization time selection register (OSTS)

The wait time until the oscillation stabilizes after the STOP mode is released is controlled by the OSTS register. The OSTS register can be read or written in 8-bit units. After reset, OSTS is set to 01H.



### 22.3 HALT Mode

#### 22.3.1 Setting and operation status

The HALT mode is set when a dedicated instruction (HALT) is executed in the normal operation mode.

In the HALT mode, the clock oscillator continues operating. Only clock supply to the CPU is stopped; clock supply to the other on-chip peripheral functions continues.

As a result, program execution is stopped, and the internal RAM retains the contents before the HALT mode was set. The on-chip peripheral functions that are independent of instruction processing by the CPU continue operating.

Table 22-3 shows the operation status in the HALT mode.

The average power consumption of the system can be reduced by using the HALT mode in combination with the normal operation mode for intermittent operation.

### Cautions 1. Insert five or more NOP instructions after the HALT instruction.

 If the HALT instruction is executed with an unmasked interrupt request signal held pending, the system shift to the HALT mode, but the HALT mode is immediately released by the pending interrupt request signal.

#### 22.3.2 Releasing HALT mode

The HALT mode is released by a non-maskable interrupt request signal (NMI pin input, INTWDT1, INTWDT2 signal), an unmasked maskable interrupt request signal, and reset signal (RESET pin input, WDTRES1, WDTRES2 signal).

After the HALT mode has been released, the normal operation mode is restored.

(1) Releasing HALT mode by non-maskable interrupt request signal or unmasked maskable interrupt request signal

The HALT mode is released by a non-maskable interrupt request signal or an unmasked maskable interrupt request signal, regardless of the priority of the interrupt request. If the HALT mode is set in an interrupt servicing routine, however, an interrupt request that is issued later is serviced as follows.

- (a) If an interrupt request signal with a priority lower than that of the interrupt request currently being serviced is issued, only the HALT mode is released, and that interrupt request signal is not acknowledged. The interrupt request signal itself is retained.
- (b) If an interrupt request with a priority higher than that of the interrupt request signal currently being serviced is issued (including a non-maskable interrupt request signal), the HALT mode is released and that interrupt request signal is acknowledged.

Release Source	Interrupt Enabled (EI) Status	Interrupt Disabled (DI) Status				
Non-maskable interrupt request signal	Execution branches to the handler address					
Maskable interrupt request signal	Execution branches to the handler address or the next instruction is executed	The next instruction is executed				

#### Table 22-2. Operation After Releasing HALT Mode by Interrupt Request Signal

#### (2) Releasing HALT mode by reset

The same operation as the normal reset operation is performed.

Table 22-3.	Operation	Status in	HALT Mode
-------------	-----------	-----------	-----------

S	etting of HALT Mode	When CPU Is Opera	ating with Main Clock
Item		When Subclock Is Not Used When Subclock Is Used	
CPU		Stops operation	
ROM correction		Stops operation	
Main clock oscillat	tor	Oscillation enabled	
Subclock oscillato	r	_	Oscillation enabled
Interrupt controlle	r	Operable	
Timer P (TMP0) <sup>№</sup>	e 1	Operable	
16-bit timers (TMC	00 to TM03)	Operable	
8-bit timers (TM50	), TM51)	Operable	
Timer H (TMH0, T	MH1)	Operable	
Watch timer		Operable when main clock output is Operable selected as count clock	
Watchdog timer 1		Operable	
Watchdog timer 2		Operable when main clock is selected as Operable count clock	
Serial interface	CSI00, CSI01	Operable	
	CSIA0, CSIA1	Operable	
	I <sup>2</sup> C0 <sup>Note 2</sup>	Operable	
	UART0, UART1	Operable	
Key interrupt func	tion	Operable	
A/D converter		Operable	
D/A converter		Operable when real-time output mode is sele	ected
Real-time output		Operable	
Port function		Retains status before HALT mode was set.	
External bus inter	face	Refer to 2.2 Pin Status.	
Internal data		The CPU registers, statuses, data, and all ot internal RAM are retained as they were before	

**Notes 1.** Only in the μPD703215, 703215Y, 70F3215H, 70F3215HY

**2.** Only in the μPD703212Y, 703213Y, 703214Y, 703215Y, 70F3214Y, 70F3214HY, 70F3215HY

### 22.4 IDLE Mode

#### 22.4.1 Setting and operation status

The IDLE mode is set by clearing the PSMR.PSM bit to 0 and setting the PSC.STP bit to 1 in the normal operation mode.

In the IDLE mode, the clock oscillator continues operation but clock supply to the CPU and other on-chip peripheral functions stops.

As a result, program execution stops and the contents of the internal RAM before the IDLE mode was set are retained. The CPU and other on-chip peripheral functions stop operating. However, the on-chip peripheral functions that can operate with the subclock or an external clock continue operating.

Table 22-5 shows the operation status in the IDLE mode.

The IDLE mode can reduce the power consumption more than the HALT mode because it stops the operation of the on-chip peripheral functions. The main clock oscillator does not stop, so the normal operation mode can be restored without waiting for the oscillation stabilization time after the IDLE mode has been released, in the same manner as when the HALT mode is released.

# Caution Insert five or more NOP instructions after the instruction that stores data in the PSC register to set the IDLE mode.

#### 22.4.2 Releasing IDLE mode

The IDLE mode is released by a non-maskable interrupt request signal (NMI pin input, INTWDT2 signal (when the CPU is operating on the subclock)), unmasked external interrupt request signal (INTP0 to INTP6 pin input), unmasked internal interrupt request signal from the peripheral functions operable in the IDLE mode, or reset (RESET pin input, WDTRES2 signal (when the CPU is operating on the subclock)).

After the IDLE mode has been released, the normal operation mode is restored.

(1) Releasing IDLE mode by non-maskable interrupt request signal or unmasked maskable interrupt request signal

The IDLE mode is released by a non-maskable interrupt request signal or an unmasked maskable interrupt request signal, regardless of the priority of the interrupt request. If the IDLE mode is set in an interrupt servicing routine, however, an interrupt request that is issued later is processed as follows.

- (a) If an interrupt request signal with a priority lower than that of the interrupt request currently being serviced is issued, only the IDLE mode is released, and that interrupt request signal is not acknowledged. The interrupt request signal itself is retained.
- (b) If an interrupt request signal with a priority higher than that of the interrupt request currently being serviced is issued (including a non-maskable interrupt request signal), the IDLE mode is released and that interrupt request signal is acknowledged.

Release Source	Interrupt Enabled (EI) Status	Interrupt Disabled (DI) Status
Non-maskable interrupt request signal	Execution branches to the handler address	
Maskable interrupt request signal	Execution branches to the handler address or the next instruction is executed	The next instruction is executed

#### Table 22-4. Operation After Releasing IDLE Mode by Interrupt Request Signal

## (2) Releasing IDLE mode by reset

The same operation as the normal reset operation is performed.

S	Setting of IDLE Mode	When CPU Is Opera	ating with Main Clock	
Item		When Subclock Is Not Used	When Subclock Is Used	
CPU		Stops operation		
ROM correction		Stops operation		
Main clock oscillat	tor	Oscillation enabled		
Subclock oscillato	r	_	Oscillation enabled	
Interrupt controller	r	Stops operation		
Timer P (TMP0) <sup>№0</sup>	e 1	Stops operation		
16-bit timers (TM0	00 to TM03)	TM00, TM02, TM03: Stop operation       TM00, TM02, TM03: Stop operation         TM01: Operable when INTWT is selected       TM01: Operable when INTWT is selected         as count clock and fBRG is selected as count       as count clock         clock of WT       Elected		
8-bit timers (TM50	), TM51)	<ul> <li>Operable when TI5n is selected as count of</li> <li>Operable when INTTM010 is selected as count of</li> </ul>	clock clock and TM01 is enabled in IDLE mode	
Timer H (TMH0)		Stops operation		
Timer H (TMH1)		Stops operation	Operable when $f_{XT}$ is selected as count clock	
Watch timer		Operable when main clock is selected as count clock Operable		
Watchdog timer 1		Stops operation		
Watchdog timer 2		Stops operation	Operable when $f_{XT}$ is selected as count clock	
Serial interface	CSI00, CSI01	Operable when SCK0n input clock is selected as operation clock		
	CSIA0, CSIA1	Stops operation		
	I <sup>2</sup> CO <sup>Note 2</sup>	Stops operation		
	UART0	Operable when ASCK0 is selected as count	clock	
	UART1	Stops operation		
Key interrupt funct	tion	Operable		
A/D converter		Stops operation		
D/A converter		Stops operation (retains output) <sup>Note 3</sup>	ch0: Stops operation (retains output) <sup>Note 3</sup> ch1: (For other conditions than following, refer to <b>Note 3</b> .) Operable when real-time output mode is selected and $f_{XT}$ is selected as count clock of TMH1	
Real-time output		Operable when INTTM5n is selected as real-time output trigger and TM5n is enabled in IDLE mode		
Port function		Retains status before IDLE mode was set.		
External bus interf	face	Refer to 2.2 Pin Status.		
Internal data		The CPU registers, statuses, data, and all other internal data such as the contents of the internal RAM are retained as they were before the IDLE mode was set.		

#### Table 22-5. Operation Status in IDLE Mode

**Notes 1.** Only in the *μ*PD703215, 703215Y, 70F3215H, 70F3215HY

2. Only in the μPD703212Y, 703213Y, 703214Y, 703215Y, 70F3214Y, 70F3214HY, 70F3215HY

**3.** If the IDLE mode is set immediately after D/A conversion has started (during conversion), the D/A converter continues operating until D/A conversion is complete and retains the output at the end of D/A conversion.

**Remark** n = 0, 1

### 22.5 STOP Mode

#### 22.5.1 Setting and operation status

The STOP mode is set when the PSMR.PSM bit is set to 1 and the PSC.STP bit is set to 1 in the normal operation mode.

In the STOP mode, the subclock oscillator continues operating but the main clock oscillator stops. Clock supply to the CPU and the on-chip peripheral functions is stopped.

As a result, program execution is stopped, and the contents of the internal RAM before the STOP mode was set are retained. The on-chip peripheral functions that operate with the clock oscillated by the subclock oscillator or an external clock continue operating.

Table 22-7 shows the operation status in the STOP mode.

Because the STOP stops operation of the main clock oscillator, it reduces the power consumption to a level lower than the IDLE mode. If the subclock oscillator and external clock are not used, the power consumption can be minimized with only leakage current flowing.

# Caution Insert five or more NOP instructions after the instruction that stores data in the PSC register to set the STOP mode.

## 22.5.2 Releasing STOP mode

The STOP mode is released by a non-maskable interrupt request signal (NMI pin input, INTWDT2 signal (when the CPU is operating on the subclock)), unmasked external interrupt request signal (INTP0 to INTP6 pin input), unmasked internal interrupt request signal from the peripheral functions operable in the STOP mode, or reset (RESET pin input, WDTRES2 signal (when the CPU is operating on the subclock)).

After the STOP mode has been released, the normal operation mode is restored after the oscillation stabilization time has been secured.

# (1) Releasing STOP mode by non-maskable interrupt request signal or unmasked maskable interrupt request signal

The STOP mode is released by a non-maskable interrupt request signal or an unmasked maskable interrupt request signal, regardless of the priority of the interrupt request. If the software STOP mode is set in an interrupt servicing routine, however, an interrupt request that is issued later is serviced as follows.

- (a) If an interrupt request signal with a priority lower than that of the interrupt request currently being serviced is issued, only the STOP mode is released, and that interrupt request signal is not acknowledged. The interrupt request signal itself is retained.
- (b) If an interrupt request signal with a priority higher than that of the interrupt request currently being serviced is issued (including a non-maskable interrupt request signal), the STOP mode is released and that interrupt request signal is acknowledged.

Release Source	Interrupt Enabled (EI) Status Interrupt Disabled (DI) Status	
Non-maskable interrupt request signal	Execution branches to the handler address	
Maskable interrupt request signal	Execution branches to the handler address or the next instruction is executed	The next instruction is executed

#### Table 22-6. Operation After Releasing STOP Mode by Interrupt Request Signal

#### (2) Releasing STOP mode by reset

The same operation as the normal reset operation is performed.

Table 22-7. Ope	eration Status	in	STOP	Mode
-----------------	----------------	----	------	------

S	etting of STOP Mode	When CPU Is Oper	ating with Main Clock	
Item		When Subclock Is Not Used When Subclock Is Used		
CPU		Stops operation		
ROM correction		Stops operation		
Main clock oscilla	tor	Oscillation stops		
Subclock oscillato	r	_	Oscillation enabled	
Interrupt controlle	r	Stops operation		
Timer P (TMP0) <sup>№</sup>	te 1	Stops operation		
16-bit timers (TM	00 to TM03)	Stops operation	TM00, TM02, TM03: Stop operation TM01: Operable when INTWT is selected as count clock and $f_{XT}$ is selected as count clock of WT	
8-bit timers (TM50	), TM51)	Operable when TI5n is selected as count clock	Operable when TI5n is selected as count clock or when INTTM010 is selected as count clock and TM01 is enabled in STOP mode	
Timer H (TMH0)		Stops operation		
Timer H (TMH1)		Stops operation	Operable when fxT is selected as count clock	
Watch timer		Stops operation	Operable when fxT is selected as count clock	
Watchdog timer 1		Stops operation		
Watchdog timer 2		Stops operation	Operable when fxT is selected as count clock	
Serial interface	CSI00, CSI01	Operable when SCK0n input clock is selected as operation clock		
	CSIA0, CSIA1	Stops operation		
	I <sup>2</sup> C0 <sup>Note 2</sup>	Stops operation		
	UART0	Operable when ASCK0 is selected as count	t clock	
	UART1	Stops operation		
Key interrupt func	tion	Operable		
A/D converter		Stops operation		
D/A converter		Stops operation (retains output) <sup>Note 3</sup>	ch0: Stops operation (retains output) <sup>Note 3</sup> ch1: (For conditions other than the following, refer to <b>Note 3</b> .) Operable when real-time output mode is selected and $f_{XT}$ is selected as count clock of TMH1	
Real-time output		Operable when INTTM5n is selected as rea STOP mode	l-time output trigger and TM5n is enabled in	
Port function		Retains status before STOP mode was set.		
External bus inter	face	Refer to 2.2 Pin Status.		
Internal data		The CPU registers, statuses, data, and all c internal RAM are retained as they were before	ther internal data such as the contents of the ore the STOP mode was set.	

**Notes 1.** Only in the μPD703215, 703215Y, 70F3215H, 70F3215HY

**2.** Only in the  $\mu$ PD703212Y, 703213Y, 703214Y, 703215Y, 70F3214Y, 70F3214HY, 70F3215HY

**3.** If the STOP mode is set immediately after D/A conversion has started (during conversion), the D/A converter continues operating until D/A conversion is complete, and retains the output at the end of D/A conversion.


**Remark** n = 0, 1

## 22.5.3 Securing oscillation stabilization time when STOP mode is released

When the STOP mode is released, only the oscillation stabilization time set by the OSTS register elapses. If the STOP mode has been released by reset, however, the reset value of the OSTS register,  $2^{15}$ /fx (8.192 ms at fx = 4 MHz) elapses.

The operation performed when the STOP mode is released by an interrupt request signal is shown below.

## Figure 22-2. Oscillation Stabilization Time



# Caution For details of the OSTS register, refer to 22.2 (3) Oscillation stabilization time selection register (OSTS).

## 22.6 Subclock Operation Mode

#### 22.6.1 Setting and operation status

The subclock operation mode is set when the PCC.CK3 bit is set to 1 in the normal operation mode.

When the subclock operation mode is set, the internal system clock is changed from the main clock to the subclock. When the PCC.MCK bit is set to 1, the operation of the main clock oscillator is stopped. As a result, the system operates only with the subclock.

Table 22-8 shows the operation status in subclock operation mode.

In the subclock operation mode, the power consumption can be reduced to a level lower than in the normal operation mode because the subclock is used as the internal system clock. In addition, the power consumption can be further reduced to the level of the STOP mode by stopping the operation of the main clock oscillator.

- Cautions 1. When manipulating the CK3 bit, do not change the set values of the PCC.CK2 to PCC.CK0 bits (using a bit manipulation instruction to manipulate the bit is recommended). For details, refer to 6.3 (1) Processor clock control register (PCC).
  - If the following conditions are not satisfied, change the CK2 to CK0 bits so that the conditions are satisfied and set the subclock operation mode. Main clock (fxx) > Subclock (fxr: 32.768 kHz) × 4

#### 22.6.2 Releasing subclock operation mode

The subclock operation mode is released when the CK3 bit is cleared to 0 or by reset ( $\overline{RESET}$  pin input, WDTRES1, WDTRES2 signal). If the main clock is stopped (MCK bit = 1), set the MCK bit to 1, secure the oscillation stabilization time of the main clock by software, and clear the CK3 bit to 0.

The normal operation mode is restored when the subclock operation mode is released.

Caution When manipulating the CK3 bit, do not change the set values of the CK2 to CK0 bits (using a bit manipulation instruction to manipulate the bit is recommended). For details, refer to 6.3 (1) Processor clock control register (PCC).

Setting	g of Subclock Operation	Opera	ation Status	
Item Mode		When Main Clock Is Oscillating	When Main Clock Is Stopped	
CPU		Operable		
ROM correction		Operable		
Subclock oscillato	or	Oscillation enabled		
Interrupt controlle	r	Operable	erable	
Timer P (TMP0) <sup>№</sup>	te 1	Operable	Stops operation	
16-bit timers (TM0	00 to TM03)	Operable	TM00, TM02, TM03: Stop operation TM01: Operable when INTWT is selected as count clock and fxT is selected as count clock of WT	
8-bit timers (TM50	D, TM51)	Operable	<ul> <li>Operable when TI5n is selected as count clock</li> <li>Operable when INTTM010 is selected as count clock and when TM01 is enabled in subclock operation mode</li> </ul>	
Timer H (TMH0)		Operable	Stops operation	
Timer H (TMH1)		Operable	Operable when fxT is selected as count clock	
Watch timer		Operable	Operable when fxT is selected as count clock	
Watchdog timer 1		Operable	Stops operation	
Watchdog timer 2		Operable	Operable when fxT is selected as count clock	
Serial interface	CSI00, CSI01	Operable	Operable when SCK0n input clock is selected as operation clock	
	CSIA0, CSIA1	Operable	Stops operation	
	I <sup>2</sup> C0 <sup>Note 2</sup>	Operable	Stops operation	
	UART0	Operable	Operable when ASCK0 is selected as count clock	
	UART1	Operable	Stops operation	
Key interrupt func	tion	Operable		
A/D converter		Operable	Stops operation	
D/A converter		Operable	<ul> <li>ch0: Operable when normal mode is selected</li> <li>ch1: Operable under the following conditions</li> <li>When normal mode is selected</li> <li>When real-time output mode is selected and fxT is selected as count clock of TMH1</li> </ul>	
Real-time output		Operable	Operable when INTTM5n is selected as real-time output trigger and TI5n is selected as count clock of TM5n	
Port function		Settable		
External bus inter	face	Operable		
Internal data		Settable		

## Table 22-8. Operation Status in Subclock Operation Mode

**Notes 1.** Only in the  $\mu$ PD703215, 703215Y, 70F3215H, 70F3215HY

**2.** Only in the μPD703212Y, 703213Y, 703214Y, 703215Y, 70F3214Y, 70F3214HY, 70F3215HY

**Remark** n = 0, 1

## 22.7 Sub-IDLE Mode

#### 22.7.1 Setting and operation status

The sub-IDLE mode is set when the PSMR.PSM bit is cleared to 0 and the PSC.STP bit is set to 1 in the subclock operation mode.

In this mode, the clock oscillator continues operation but clock supply to the CPU and the other on-chip peripheral functions is stopped.

As a result, program execution is stopped and the contents of the internal RAM before the sub-IDLE mode was set are retained. The CPU and the other on-chip peripheral functions are stopped. However, the on-chip peripheral functions that can operate with the subclock or an external clock continue operating.

Table 22-10 shows the operation status in the sub-IDLE mode.

Because the sub-IDLE mode stops operation of the CPU and other on-chip peripheral functions, it can reduce the power consumption more than the subclock operation mode. If the sub-IDLE mode is set after the main clock has been stopped, the power consumption can be reduced to a level as low as that in the STOP mode.

#### 22.7.2 Releasing sub-IDLE mode

The sub-IDLE mode is released by a non-maskable interrupt request signal (NMI pin input, INTWDT2 signal (when the CPU is operating on the subclock)), unmasked external interrupt request signal (INTP0 to INTP6 pin input), unmasked internal interrupt request signal from the peripheral functions operable in the sub-IDLE mode, or reset (RESET pin input, WDTRES2 signal (when the CPU is operating on the subclock)).

When the sub-IDLE mode is released by an interrupt request signal, the subclock operation mode is set. If it is released by reset, the normal operation mode is restored.

# (1) Releasing sub-IDLE mode by non-maskable interrupt request signal or unmasked maskable interrupt request signal

The sub-IDLE mode is released by a non-maskable interrupt request signal or an unmasked maskable interrupt request signal, regardless of the priority of the interrupt request. If the sub-IDLE mode is set in an interrupt servicing routine, however, an interrupt request signal that is issued later is serviced as follows.

- (a) If an interrupt request signal with a priority lower than that of the interrupt request currently being serviced is issued, only the sub-IDLE mode is released, and that interrupt request signal is not acknowledged. The interrupt request signal itself is retained.
- (b) If an interrupt request signal with a priority higher than that of the interrupt request currently being serviced is issued (including a non-maskable interrupt request signal), the sub-IDLE mode is released and that interrupt request signal is acknowledged.

Release Source	Interrupt Enabled (EI) Status	Interrupt Disabled (DI) Status	
Non-maskable interrupt request signal	Execution branches to the handler address		
Maskable interrupt request signal	Execution branches to the handler address or the next instruction is executed	The next instruction is executed	

Table 22-9. Operation After Releasing Sub-IDLE Mode by Interrupt Request Signal

### (2) Releasing sub-IDLE mode by reset

The same operation as the normal reset operation is performed.

	Setting of Sub-IDLE	Operatio	on Status
Item	Mode	When Main Clock Is Oscillating When Main Clock Is Stopped	
CPU		Stops operation	
ROM correction		Stops operation	
Subclock oscillato	r	Oscillation enabled	
Interrupt controller		Stops operation	
Timer P (TMP0) <sup>№™</sup>	91	Stops operation	
16-bit timers (TM0	0 to TM03)	TM00, TM02, TM03: Stop operation TM01: Operable when INTWT is selected as count clock TM01: Operable when INTWT is selected clock of WT	
8-bit timers (TM50	, TM51)	<ul> <li>Operable when TI5n is selected as count clock</li> <li>Operable when INTTM010 is selected as count clock and INTWT is selected as count clock and INTWT is selected as count clock of TM01</li> <li>Operable when TI5n is selected as count clock and INTWT is selected as count clock and when TM01 is enable in sub-IDLE mode</li> </ul>	
Timer H (TMH0)		Stops operation	
Timer H (TMH1)		Operable when $f_{XT}$ is selected as count clock	
Watch timer		Stops operation Operable when fxT is selected as count of	
Watchdog timer 1		Operable	Stops operation
Watchdog timer 2		Operable when $f_{XT}$ is selected as count clock	
Serial interface	CSI00, CSI01	Stops operation	Operable when SCK0n input clock is selected as operation clock
	CSIA0, CSIA1	Stops operation	
	I <sup>2</sup> CO <sup>Note 2</sup>	Stops operation	
	UART0	Operable when ASCK0 is selected as count	clock
	UART1	Stops operation	
Key interrupt funct	ion	Operable	
A/D converter		Stops operation	
D/A converter		ch0: Stops operation (retains output) <sup>Note 3</sup> ch1: (For other than the following conditions, refer to <b>Note 3</b> .) Operable when real-time output mode is selected and fxT is selected as count clock of TMH1.	
Real-time output		Operable when INTTM5n is selected as real-time output trigger and TI5n is selected as count clock of TM5n	
Port function		Retains status before sub-IDLE mode was se	et.
External bus interf	ace	Refer to 2.2 Pin Status.	
Internal data		The CPU registers, statuses, data, and all ot internal RAM are retained as they were before	

#### Table 22-10. Operation Status in Sub-IDLE Mode

**Notes 1.** Only in the *µ*PD703215, 703215Y, 70F3215H, 70F3215HY

2. Only in the μPD703212Y, 703213Y, 703214Y, 703215Y, 70F3214Y, 70F3214HY, 70F3215HY

**3.** If the sub-IDLE mode is set immediately after D/A conversion has started (during conversion), the D/A converter continues operating until D/A conversion is complete and retains the output at the end of D/A conversion.

**Remark** n = 0, 1

# **CHAPTER 23 RESET FUNCTION**

# 23.1 Overview


The following reset functions are available.

- Reset function by RESET pin input
- Reset function by overflow of watchdog timer 1 (WDTRES1)
- Reset function by overflow of watchdog timer 2 (WDTRES2)

If the RESET pin goes high, the reset status is released, and the CPU starts executing the program. Initialize the contents of each register in the program as necessary.

The RESET pin has a noise eliminator that operates by analog delay to prevent malfunction caused by noise.

# 23.2 Configuration



### Figure 23-1. Reset Block Diagram

## 23.3 Operation

The system is reset, initializing each hardware unit, when a low level is input to the **RESET** pin or if watchdog timer 1 or watchdog timer 2 overflows (WDTRES1 or WDTRES2).

While a low level is being input to the RESET pin, the main clock oscillator stops. Therefore, the overall power consumption of the system can be reduced.

If the RESET pin goes high or if the WDTRES1 or WDTRES2 signal is received, the reset status is released.

If the reset status is released by  $\overline{\text{RESET}}$  pin input or the WDTRES2 signal, the oscillation stabilization time elapses (reset value of OSTS register: 2<sup>15</sup>/fxx) and then the CPU starts program execution.

If the reset status is released by the WDTRES1 signal, the oscillation stabilization time is not inserted because the main system clock oscillator does not stop.

Table 23-1	. Hardware Status or	n RESET Pin Inj	put or Occurrence	of WDTRES2 Signal
------------	----------------------	-----------------	-------------------	-------------------

Item	During Reset	After Reset	
Main clock oscillator (fx)	Oscillation stops (fx = 0 level).	Oscillation starts	
Subclock oscillator (fxt)	Oscillation can continue without effect from	reset <sup>Note 1</sup> .	
Peripheral clock (fxx to fxx/1024), internal system clock (fcLK), CPU clock (fcPU)	Operation stops Operation starts. However, ope stops during oscillation stabiliza count.		
Watchdog timer 1 clock (fxw)	Operation stops Operation starts <sup>Note 2</sup>		
Internal RAM	Undefined if power-on reset occurs or writing data to RAM and reset conflict (data loss); otherwise, retains values immediately before reset input.		
I/O lines (ports)	High impedance		
On-chip peripheral I/O registers	Initialized to specified status		
Other on-chip peripheral functions	Operation stops	Operation can be started	

Notes 1. The on-chip feedback resistor is "connected" by default (refer to 6.3 (1) Processor clock control register (PCC)).

2. The clock is in the initialized status (interval timer mode).

# Table 23-2. Hardware Status on Occurrence of WDTRES1 Signal

Item	During Reset	After Reset
Main clock oscillator (fx)	Oscillation continues <sup>Note</sup>	
Subclock oscillator (fxT)	Oscillation can continue without effect from reset <sup>Note</sup> .	
Peripheral clock (fxx to fxx/1024), internal system clock (fcLk), CPU clock (fcPu)	Operation stops	Operation starts
Watchdog timer 1 clock (fxw)	Operation continues	
Internal RAM	Undefined if writing data to RAM and reset conflict (data loss); otherwise, retains values immediately before reset input.	
I/O lines (ports)	High impedance	
On-chip peripheral I/O registers	Initialized to specified status	
Other on-chip peripheral functions	Operation stops	Operation can be started

Note The on-chip feedback resistor is "connected" by default (refer to 6.3 (1) Processor clock control register (PCC)).






Figure 23-2. Hardware Status on RESET Pin Input







# CHAPTER 24 REGULATOR

# 24.1 Overview

The V850ES/KG1 includes a regulator to reduce the power consumption and noise.

This regulator supplies a stepped-down V<sub>DD</sub> power supply voltage to the oscillator block and internal logic circuits (except the A/D converter, D/A converter, and output buffer). The regulator output voltage is set to 3.6 V (TYP.).






#### 24.2 Operation

The regulator stops operating in the following modes (but only when REGC = VDD).

- During reset
- In STOP mode
- In sub-IDLE mode

When using the regulator, be sure to connect a capacitor (10  $\mu$ F) to the REGC pin to stabilize the regulator output. A diagram of the regulator pin connections is shown below.





# **CHAPTER 25 ROM CORRECTION FUNCTION**

# 25.1 Overview

The ROM correction function is used to replace part of the program in the internal ROM with the program of an external memory or the internal RAM.

By using this function, program bugs found in the internal ROM can be corrected.

Up to four address can be specified for correction.




Figure 25-1. Block Diagram of ROM Correction

## 25.2 Registers

#### (1) Correction address registers 0 to 3 (CORAD0 to CORAD3)

These registers are used to set the first address of the program to be corrected.

The program can be corrected at up to four places because four CORADn registers are provided.

The CORADn register can be read or written in 32-bit units.


If the higher 16 bits of the CORADn register are used as the CORADnH register, and the lower 16 bits as the CORADnL register, these registers can be read or written in 16-bit units.

After reset, CORADn is cleared to 0000000H.

Because the ROM capacity differs depending on the product, set correction addresses in the following ranges.

μPD703212, 703212Υ (64 KB):	0000000H to 000FFFEH
μPD703213, 703213Υ (96 KB):	0000000H to 0017FFEH
μPD703214, 703214Y, 70F3214, 70F3214Y, 70F3214H,	
70F3214HY (128 KB):	0000000H to 001FFFEH
$\mu$ PD703215, 703215Y, 70F3215H, 70F3215HY (256 KB):	0000000H to 003FFFEH

Bits 0 and 20 to 31 are fixed to 0.



## (2) Correction control register (CORCN)

This register disables or enables the correction operation at the address specified by the CORADn register. Each channel can be enabled or disabled by this register.

This register can be read or written in 8-bit or 1-bit units.

After reset, CORCN is cleared to 00H.


After res	et: 00H	R/W	Address:	FFFFF880	Н			
	7	6	5	4	<3>	<2>	<1>	<0>
CORCN	0	0	0	0	COREN3	COREN2	COREN1	COREN0
	CORENn		(	Correction of	peration er	nable/disab	le	
	0	Disabled						
	1	Enabled						
	Remark	n = 0 to 3	3					

#### Table 25-1. Correspondence Between CORCN Register Bits and CORADn Registers

CORCN Register Bit	Corresponding CORADn Register
COREN3	CORAD3
COREN2	CORAD2
COREN1	CORAD1
COREN0	CORAD0

#### 25.3 ROM Correction Operation and Program Flow

- <1> If the address to be corrected and the fetch address of the internal ROM match, the fetch code is replaced by the DBTRAP instruction.
- <2> When the DBTRAP instruction is executed, execution branches to address 0000060H.
- <3> Software processing after branching causes the result of ROM correction to be judged (the fetch address and ROM correction operation are confirmed) and execution to branch to the correction software.
- <4> After the correction software has been executed, the return address is set, and return processing is started by the DBRET instruction.
- Cautions 1. The software that performs <3> and <4> must be executed in the internal ROM/RAM.
  - 2. When setting an address to be corrected to the CORADn register, clear the higher bits to 0 in accordance with the capacity of the internal ROM.
  - 3. The ROM correction function cannot be used to correct the data of the internal ROM. It can only be used to correct instruction codes. If ROM correction is used to correct data, that data is replaced with the DBTRAP instruction code.





## CHAPTER 26 FLASH MEMORY (SINGLE POWER)

The following products are the flash memory versions (single power) of the V850ES/KG1.

- Caution There are differences in noise immunity and noise radiation between the flash memory and mask ROM versions. When pre-producing and application set with the flash memory version and then mass-producing it with the mask ROM version, be sure to conduct sufficient evaluation for the commercial samples (not engineering samples) of the mask ROM version. For the electrical specifications related to the flash memory rewriting, refer to CHAPTER 28 ELECTRICAL SPECIFICATIONS (MASK ROM VERSION OF 256 KB AND SINGLE-POWER FLASH MEMORY VERSION) (TARGET).
- μPD70F3214H, 70F3214HY: 128 KB flash memory
- μPD70F3215H, 70F3215HY: 256 KB flash memory

Flash memory versions are commonly used in the following development environments and mass production applications.

- O For altering software after the V850ES/KG1 is soldered onto the target system.
- O For data adjustment when starting mass production.
- O For differentiating software according to the specification in small scale production of various models.
- O For facilitating inventory management.
- O For updating software after shipment.

## 26.1 Features

- O 4-byte/1-clock access (when instruction is fetched)
- O Capacity: 256/128 KB
- O Write voltage: Erase/write with a single power supply
- O Rewriting method
  - Rewriting by communication with dedicated flash programmer via serial interface (on-board/off-board programming)
  - Rewriting flash memory by user program (self programming)
- O Flash memory write prohibit function supported (security function)
- O Safe rewriting of entire flash memory area by self programming using boot swap function
- O Interrupts can be acknowledged during self programming.

# Caution <u>When writing/erasing the flash memory using a flash programmer, a single-power flash memory</u> <u>differs from a two-power flash memory in the following points.</u>

 A flash programming mode setting pin (FLMD1 pin) must be connected in addition to the pins connected in a two-power flash memory.

• The pin used as a handshake signal differs when writing/erasing the flash memory with CSI + <u>HS communication.</u>

Two-power flash memory: PCS1/CS1 Single-power flash memory: PCM0/WAIT

## 26.2 Memory Configuration

The 256/128 KB internal flash memory area is divided into 128/64 blocks and can be programmed/erased in block units. All the blocks can also be erased at once.

When the boot swap function is used, the physical memory (blocks 0 to 3) located at the addresses of boot area 0 is replaced by the physical memory (blocks 4 to 7) located at the addresses of boot area 1. For details of the boot swap function, refer to **26.5 Rewriting by Self Programming**.




Figure 26-1. Flash Memory Mapping

## 26.3 Functional Outline

The internal flash memory of the V850ES/KG1 can be rewritten by using the rewrite function of the dedicated flash programmer, regardless of whether the V850ES/KG1 has already been mounted on the target system or not (on-board/off-board programming).

In addition, a security function that prohibits rewriting the user program written to the internal flash memory is also supported, so that the program cannot be changed by an unauthorized person.

The rewrite function using the user program (self programming) is ideal for an application where it is assumed that the program is changed after production/shipment of the target system. A boot swap function that rewrites the entire flash memory area safely is also supported. In addition, interrupt servicing is supported during self programming, so that the flash memory can be rewritten under various conditions, such as while communicating with an external device.

Rewrite Method	Functional Outline	Operation Mode
On-board programming	Flash memory can be rewritten after the device is mounted on the target system, by using a dedicated flash programmer.	Flash memory programming mode
Off-board programming	Flash memory can be rewritten before the device is mounted on the target system, by using a dedicated flash programmer and a dedicated program adapter board (FA series).	
Self programming	Flash memory can be rewritten by executing a user program that has been written to the flash memory in advance by means of on-board/off- board programming. (During self-programming, instructions cannot be fetched from or data access cannot be made to the internal flash memory area. Therefore, the rewrite program must be transferred to the internal RAM or external memory in advance).	Normal operation mode

Table 26-1. Rewrite Method

Remark The FA series is a product of Naito Densei Machida Mfg. Co., Ltd.

Function	Functional Outline	Support (O: Support	ted, $\times$ : Not supported)
		On-Board/Off-Board Programming	Self Programming
Block erasure	The contents of specified memory blocks are erased.	0	0
Chip erasure	The contents of the entire memory area are erased all at once.	0	×
Write	Writing to specified addresses, and a verify check to see if write level is secured are performed.	0	0
Verify/checksum	Data read from the flash memory is compared with data transferred from the flash programmer.	0	× (Can be read by user program)
Blank check	The erasure status of the entire memory is checked.	0	0
Security setting	Use of the block erase command, chip erase command, and program command can be prohibited.	0	× (Only values set by on- board/off-board programming can be retained)

#### Table 26-2. Basic Functions

The following table lists the security functions. The block erase command prohibit, chip erase command prohibit, and program command prohibit functions are enabled by default after shipment, and security can be set by rewriting via on-board/off-board programming. Each security function can be used in combination with the others at the same time.

#### Table 26-3. Security Functions

Function	Function Outline	Rewriting Operation When Prohibited (O: Executable, ×: Not Executable)				
		On-Board/Off-Board Programming	Self Programming			
Block erase command prohibit	Execution of a block erase command on all blocks is prohibited. Setting of prohibition can be initialized by execution of a chip erase command.	Block erase command: × Chip erase command: O Program command: O	Can always be rewritten regardless of setting of prohibition			
Chip erase command prohibit	Execution of block erase and chip erase commands on all the blocks is prohibited. Once prohibition is set, setting of prohibition cannot be initialized because the chip erase command cannot be executed.	Block erase command: × Chip erase command: × Program command: O				
Program command prohibit	Write and block erase commands on all the blocks are prohibited. Setting of prohibition can be initialized by execution of the chip erase command.	Block erase command: × Chip erase command: O Program command: ×				


## 26.4 Rewriting by Dedicated Flash Programmer

The flash memory can be rewritten by using a dedicated flash programmer after the V850ES/KG1 is mounted on the target system (on-board programming). The flash memory can also be rewritten before the device is mounted on the target system (off-board programming) by using a dedicated program adapter (FA series).

#### 26.4.1 Programming environment

The following shows the environment required for writing programs to the flash memory of the V850ES/KG1.





A host machine is required for controlling the dedicated flash programmer.

UART0 or CSI00 is used for the interface between the dedicated flash programmer and the V850ES/KG1 to perform writing, erasing, etc. A dedicated program adapter (FA series) is required for off-board writing.

Remark The FA series is a product of Naito Densei Machida Mfg. Co., Ltd.


#### 26.4.2 Communication mode

Communication between the dedicated flash programmer and the V850ES/KG1 is performed by serial communication using the UART0 or CSI00 interfaces of the V850ES/KG1.

# (1) UART0


Transfer rate: 9,600 to 153,600 bps





# (2) CSI00


Serial clock: 2.4 kHz to 2.5 MHz (MSB first)





#### (3) CSI00 + HS

Serial clock: 2.4 kHz to 2.5 MHz (MSB first)





The dedicated flash programmer outputs the transfer clock, and the V850ES/KG1 operates as a slave.

When the PG-FP4 is used as the dedicated flash programmer, it generates the following signals to the V850ES/KG1. For details, refer to the **PG-FP4 User's Manual (U15260E)**.

	Tab	le 26-4. Signal Connections of Dedic	ated Flash Prog	rammer (PG	-624)	
	PG-FP4			Proce	ssing for Conr	ection
Signal Name	I/O	Pin Function	Pin Name	UART0	CSI00	CSI00 + HS
FLMD0	Output	Write enable/disable	FLMD0	0	0	O
FLMD1	Output	Write enable/disable	FLMD1	ONote 1	ONote 1	ONote 1
VDD	-	VDD voltage generation/voltage monitor	VDD	0	0	O
GND	_	Ground	Vss	0	0	O
CLK	Output	Clock output to V850ES/KG1	X1, X2	× <sup>Note 2</sup>	× <sup>Note 2</sup>	× <sup>Note 2</sup>
RESET	Output	Reset signal	RESET	0	0	O
SI/RxD	Input	Receive signal	SO00	0	0	O
SO/TxD	Output	Transmit signal	SI00	0	0	O
SCK	Output	Transfer clock	SCK00	×	0	O
HS	Input	Handshake signal for CSI00 + HS communication	PCM0	×	×	O

Table 26-4. Signal Connections of Dedicated Flash Programmer (PG-FP4)

Notes 1. Wire the pin as shown in Figures 26-6 and 26-7, or connect it to GND on board via a pull-down resistor.

**2.** Connect these pins to supply a clock from the PG-FP4 (wire as shown in Figures 26-6 and 26-7, or create an oscillator on board and supply the clock).

Remark O: Must be connected.

 $\times$ : Does not have to be connected.

Pin Configuration of Flash Programmer (PG-FP4)		Pin Name on With CSI00-HS		With CSI00			With UART0					
Signal Name	I/O	Pin Function	FA Board Pin Name		Pin	No.	Pin Name	Pin	No.	Pin Name	Pin	No.
					GC	GF		GC	GF		GC	GF
SI/RxD	Input	Receive signal	SI	P41/SO00	23	25	P41/SO00	23	25	P30/TXD0	25	27
SO/TxD	Output	Transmit signal	SO	P40/SI00	22	24	P40/SI00	22	24	P31/RXD0	26	28
SCK	Output	Transfer clock	SCK	P42/SCK00	24	26	P42/SCK00	24	26	Not needed	Not ne	eeded
CLK	Output	Clock to V850ES/KG1	X1	X1	12	14	X1	12	14	X1	12	14
			X2	X2 <sup>Note 1</sup>	13	15	X2 <sup>Note 1</sup>	13	15	X2 <sup>Note 1</sup>	13	15
/RESET	Output	Reset signal	/RESET	RESET	14	16	RESET	14	16	RESET	14	16
FLMD0	Input	Write voltage	FLMD0	FLMD0	8	10	FLMD0	8	10	FLMD0	8	10
FLMD1	Input	Write voltage	FLMD1	PDL5/AD5/ FLMD1	76	78	PDL5/AD5/ FLMD1	76	78	PDL5/AD5/ FLMD1	76	78
HS	Input	Handshake signal for CSI00 + HS communication	RESERVE/ HS	PCM0/ WAIT <sup>Note 2</sup>	61	63	Not needed	Not ne	eeded	Not needed	Not ne	eeded
VDD	-	VDD voltage	VDD	Vdd	9	11	VDD	9	11	VDD	9	11
		generation/voltage monitor		BVDD	70	72	BVDD	70	72	BVDD	70	72
		monitor		EVDD	34	36	EVDD	34	36	EVDD	34	36
				AV <sub>REF0</sub>	1	3	AV <sub>REF0</sub>	1	3	AV <sub>REF0</sub>	1	3
				AV <sub>REF1</sub>	5	7	AV <sub>REF1</sub>	5	7	AV <sub>REF1</sub>	5	7
GND	-	Ground	GND	Vss	11	13	Vss	11	13	Vss	11	13
				AVss	2	4	AVss	2	4	AVss	2	4
				BVss	69	71	BVss	69	71	BVss	69	71
				EVss	33	35	EVss	33	35	EVss	33	35

Table 26-5. Wiring Between µPD70F3214H, 70F3214HY, 70F3215H, and 70F3215HY, and PG-FP4

**Notes 1.** When using the clock out of the flash programmer, connect CLK of the programmer to X1, and connect its inverse signal to X2.


2. The pin differs when it is used in a two-power flash memory.

Cautions 1. Be sure to connect the REGC pin in either of the following ways.


- Connect to GND via a 10  $\mu$ F capacitor
- Directly connect to VDD
- 2. When connecting the REGC pin to GND via a 10  $\mu$ F capacitor, the clock cannot be supplied from the CLK pin of the flash programmer.

Supply the clock by creating an oscillator on the board.

RemarkGC: 100-pin plastic LQFP (fine pitch)  $(14 \times 14)$ GF: 100-pin plastic QFP  $(14 \times 20)$ 










Figure 26-7. Wiring Example of V850ES/KG1 Flash Writing Adapter (FA-100GF-3BA-A) (1/2)

# Figure 26-7. Wiring Example of V850ES/KG1 Flash Writing Adapter (FA-100GF-3BA-A) (2/2) Notes 1. Wire the FLMD1 pin as shown in the figure, or connect it to GND on board via a pull-down resistor. 2. Be sure to connect the REGC pin in either of the following ways. Connect to GND via a 10 μF capacitor. • Directly connect to VDD. When connecting the REGC pin to GND via a 10 $\mu$ F capacitor, the clock cannot be supplied from the CLK pin of the flash programmer. Supply the clock by creating an oscillator on the board. 3. Unlike a two-power flash memory, a flash programming mode setting pin is required in a singlepower flash memory. 4. The pin differs when it is used in a two-power flash memory. Remarks 1. Handle the pins not described above in accordance with the specified handling of unused pins (refer to 2.3 Pin I/O Circuits and Recommended Connection of Unused Pins). When connecting to V<sub>DD</sub> via a resistor, use of a resistor of 1 k $\Omega$ to 10 k $\Omega$ is recommended. **2.** This adapter is for a 100-pin plastic QFP $(14 \times 20)$ package. 3. This diagram shows the wiring when using a handshake-supporting CSI.

# 26.4.3 Flash memory control

The following shows the procedure for manipulating the flash memory.





Figure 26-8. Procedure for Manipulating Flash Memory

#### 26.4.4 Selection of communication mode

In the V850ES/KG1, the communication mode is selected by inputting pulses (12 pulses max.) to the FLMD0 pin after switching to the flash memory programming mode. The FLMD0 pulse is generated by the dedicated flash programmer.

The following shows the relationship between the number of pulses and the communication mode.



#### Figure 26-9. Selection of Communication Mode

Note The number of clocks is as follows depending on the communication mode.


FLMD0 Pulse	Communication Mode	Remarks
0	UART0	Communication rate: 9600 bps (after reset), LSB first
8	CSI00	V850ES/KG1 performs slave operation, MSB first
11	CSI00 + HS	V850ES/KG1 performs slave operation, MSB first
Other	RFU	Setting prohibited

Caution When UART0 is selected, the receive clock is calculated based on the reset command sent from the dedicated flash programmer after receiving the FLMD0 pulse.

#### 26.4.5 Communication commands

The V850ES/KG1 communicates with the dedicated flash programmer by means of commands. The signals sent from the dedicated flash programmer to the V850ES/KG1 are called "commands". The response signals sent from the V850ES/KG1 to the dedicated flash programmer are called "response commands".

#### Figure 26-10. Communication Commands



The following shows the commands for flash memory control in the V850ES/KG1. All of these commands are issued from the dedicated flash programmer, and the V850ES/KG1 performs the processing corresponding to the commands.

Classification	Command Name	Support			Function
		CSI00	CSI00 + HS	UART0	
Blank check	Block blank check command	$\checkmark$	$\checkmark$	$\checkmark$	Checks if the contents of the memory in the specified block have been correctly erased.
Erase	Chip erase command	$\checkmark$	$\checkmark$	$\checkmark$	Erases the contents of the entire memory.
	Block erase command	$\checkmark$	$\checkmark$	$\checkmark$	Erases the contents of the memory of the specified block.
Write	Write command	$\checkmark$	$\checkmark$	$\checkmark$	Writes the specified address range, and executes a contents verify check.
Verify	Verify command	$\checkmark$	$\checkmark$	$\checkmark$	Compares the contents of memory in the specified address range with data transferred from the flash programmer.
	Checksum command	$\checkmark$	$\checkmark$	$\checkmark$	Reads the checksum in the specified address range.
System setting, control	Silicon signature command	$\checkmark$	$\checkmark$	$\checkmark$	Reads silicon signature information.
	Security setting command	$\checkmark$	V	$\checkmark$	Disables the chip erase command, enables the block erase command, and disables the write command.

#### Table 26-6. Flash Memory Control Commands

#### 26.4.6 Pin connection


When performing on-board writing, mount a connector on the target system to connect to the dedicated flash programmer. Also, incorporate a function on-board to switch from the normal operation mode to the flash memory programming mode.

In the flash memory programming mode, all the pins not used for flash memory programming become the same status as that immediately after reset. Therefore, pin handling is required when the external device does not acknowledge the status immediately after a reset.

#### (1) FLMD0 pin

In the normal operation mode, input a voltage of Vss level to the FLMD0 pin. In the flash memory programming mode, supply a write voltage of  $V_{DD}$  level to the FLMD0 pin.

Because the FLMD0 pin serves as a write protection pin in the self programming mode, a voltage of V<sub>DD</sub> level must be supplied to the FLMD0 pin via port control, etc., before writing to the flash memory. For details, refer to **26.5.5 (1) FLMD0 pin**.





## (2) FLMD1 pin

When 0 V is input to the FLMD0 pin, the FLMD1 pin does not function. When  $V_{DD}$  is supplied to the FLMD0 pin, the flash memory programming mode is entered, so 0 V must be input to the FLMD1 pin. The following shows an example of the connection of the FLMD1 pin.

Figure 26-12. FLMD1 Pin Connection Example




Table 26-7. Relationship Between FLMD0 and FLMD1 Pins and Operation Mode When Reset Is Released

FLMD0	FLMD1	Operation Mode
0	don't care	Normal operation mode
VDD	0	Flash memory programming mode
V <sub>DD</sub>	Vdd	Setting prohibited

#### (3) Serial interface pin

The following shows the pins used by each serial interface.

Serial Interface	Pins Used
UART0	TXD0, RXD0
CSI00	SO00, SI00, SCK00
CSI00 + HS	SO00, SI00, SCK00, PCM0

Table 26-8. Pins Used by Serial Interfaces

When connecting a dedicated flash programmer to a serial interface pin that is connected to another device on-board, care should be taken to avoid conflict of signals and malfunction of the other device.

#### (a) Conflict of signals

When the dedicated flash programmer (output) is connected to a serial interface pin (input) that is connected to another device (output), a conflict of signals occurs. To avoid the conflict of signals, isolate the connection to the other device or set the other device to the output high-impedance status.




Figure 26-13. Conflict of Signals (Serial Interface Input Pin)

#### (b) Malfunction of other device

When the dedicated flash programmer (output or input) is connected to a serial interface pin (input or output) that is connected to another device (input), the signal is output to the other device, causing the device to malfunction. To avoid this, isolate the connection to the other device.






Figure 26-14. Malfunction of Other Device

# (4) RESET pin

When the reset signals of the dedicated flash programmer are connected to the RESET pin that is connected to the reset signal generator on-board, a conflict of signals occurs. To avoid the conflict of signals, isolate the connection to the reset signal generator.

When a reset signal is input from the user system in the flash memory programming mode, the programming operation will not be performed correctly. Therefore, do not input signals other than the reset signals from the dedicated flash programmer.





#### (5) Port pins (including NMI)

When the system shifts to the flash memory programming mode, all the pins that are not used for flash memory programming are in the same status as that immediately after reset. If the external device connected to each port does not recognize the status of the port immediately after reset, pins require appropriate processing, such as connecting to V<sub>DD</sub> via a resistor or connecting to V<sub>SS</sub> via a resistor.

#### (6) Other signal pins

Connect X1, X2, XT1, XT2, and REGC in the same status as that in the normal operation mode.


#### (7) Power supply

Supply the same power (VDD, VSS, EVDD, EVSS, AVSS, BVDD, BVSS, AVREF0, AVREF1) as in normal operation mode.

# 26.5 Rewriting by Self Programming

## 26.5.1 Overview

The V850ES/KG1 supports a flash macro service that allows the user program to rewrite the internal flash memory by itself. By using this interface and a self programming library that is used to rewrite the flash memory with a user application program, the flash memory can be rewritten by a user application transferred in advance to the internal RAM or external memory. Consequently, the user program can be upgraded and constant data can be rewritten in the field.






## 26.5.2 Features

## (1) Secure self programming (boot swap function)

The V850ES/KG1 supports a boot swap function that can exchange the physical memory (blocks 0 to 3) of boot area 0 with the physical memory (blocks 4 to 7) of boot area 1. By writing the start program to be rewritten to boot area 1 in advance and then swapping the physical memory, the entire area can be safely rewritten even if a power failure occurs during rewriting because the correct user program always exists in boot area 0.





#### (2) Interrupt support

Instructions cannot be fetched from the flash memory during self programming. Conventionally, therefore, a user handler written to the flash memory could not be used even if an interrupt occurred. With the V850ES/KG1, a user handler can be registered to an entry RAM area by using a library function, so that interrupt servicing can be performed by internal RAM or external memory execution.

### 26.5.3 Standard self programming flow

The entire processing to rewrite the flash memory by flash self programming is illustrated below.




Figure 26-18. Standard Self Programming Flow

 If boot swap is not used, flash information setting processing and boot area swap processing do not have to be executed.

#### 26.5.4 Flash functions

Function Name	Outline	Support
FlashEnv	Initialization of flash control macro	$\checkmark$
FlashBlockErase	Erasure of only specified one block	$\checkmark$
FlashWordWrite	Writing from specified address	$\checkmark$
FlashBlockIVerify	Internal verification of specified block	$\checkmark$
FlashBlockBlankCheck	Blank check of specified block	$\checkmark$
FlashFLMDCheck	Check of FLMD pin	$\checkmark$
FlashGetInfo	Reading of flash information	$\checkmark$
FlashSetInfo	Setting of flash information	$\checkmark$
FlashBootSwap	Swapping of boot area	$\checkmark$
FlashWordRead	Reading data from specified address	$\checkmark$


Table 26-9. Flash Function List

#### 26.5.5 Pin processing

#### (1) FLMD0 pin

The FLMD0 pin is used to set the operation mode when reset is released and to protect the flash memory from being written during self rewriting. It is therefore necessary to keep the voltage applied to the FLMD0 pin at 0 V when reset is released and a normal operation is executed. It is also necessary to apply a voltage of V<sub>DD</sub> level to the FLMD0 pin during the self programming mode period via port control before the memory is rewritten.

When self programming has been completed, the voltage on the FLMD0 pin must be returned to 0 V.



#### Figure 26-19. Mode Change Timing

## 26.5.6 Internal resources used

The following table lists the internal resources used for self programming. These internal resources can also be used freely for purposes other than self programming.

Resource Name	Description				
Entry RAM area (internal RAM/external RAM size <sup>Note</sup> )	Routines and parameters used for the flash macro service are located in this area. The entry program and default parameters are copied by calling a library initialization function.				
Stack area (stack size <sup>Note</sup> )	An extension of the stack used by the user is used by the library (can be used in both the internal RAM and external RAM).				
Library code (code size <sup>Note</sup> )	Program entity of library (can be used anywhere other than the flash memory block to be manipulated).				
Application program	Executed as user application. Calls flash functions.				
Maskable interrupt	Can be used in user application execution status or self programming status. To use this interrupt in the self programming status, the interrupt servicing start address must be registered in advance by a registration function.				
NMI interrupt	Can be used in user application execution status or self programming status. To use this interrupt in the self programming status the interrupt servicing start address must be registered in advance by a registration function.				

## Table 26-10. Internal Resources Used

Note For the capacity to be used, refer to the V850 Series Flash Memory Self Programming (Single Power Supply Flash Memory) User's Manual (under preparation).

## CHAPTER 27 FLASH MEMORY (TWO POWER)

The following products are the on-chip flash memory versions (two power) of the V850ES/KG1.

- Caution There are differences in noise immunity and noise radiation between the flash memory and mask ROM versions. When pre-producing and application set with the flash memory version and then mass-producing it with the mask ROM version, be sure to conduct sufficient evaluation for the commercial samples (not engineering samples) of the mask ROM version. For the electrical specifications related to the flash memory rewriting, refer to CHAPTER 29 ELECTRICAL SPECIFICATIONS (STANDARD PRODUCTS (MASK ROM VERSION OF 128 KB OR LESS AND TWO-POWER FLASH MEMORY VERSION), (A) GRADE PRODUCTS).
- μPD70F3214, 70F3214Y: Products with 128 KB flash memory

When an instruction is fetched from this flash memory, 4 bytes can be accessed with 1 clock, in the same manner as the mask ROM versions.

Data can be written to the flash memory with the flash memory mounted on the target system (on-board). Connect a dedicated flash programmer to the target system to write the flash memory.

The following are the assumed environments and applications of flash memory.

- O Changing software after soldering the V850ES/KG1 onto the target system
- O Producing many variations of a product in small quantities by changing the software
- O Adjusting data when mass production is started

## 27.1 Features

- 4-byte/1-clock access (during instruction fetch access)
- Erasing all areas at once
- · Communication with dedicated flash programmer via serial interface
- Erase/write voltage: VPP = 10 V
- On-board programming
- **Remark** For the differences between a two-power flash memory and single-power flash memory, refer to **Caution** in **26.1 Features**.

## 27.2 Writing with Flash Programmer

Data can be written to the flash memory on-board or off-board, by using a dedicated flash programmer.

## (1) On-board programming

The contents of the flash memory can be rewritten after the V850ES/KG1 has been mounted on the target system. The connectors that connect the dedicated flash programmer must be mounted on the target system.

#### (2) Off-board programming

Data can be written to the flash memory with a dedicated program adapter (FA series) before the V850ES/KG1 is mounted on the target system.

Remark The FA series is a product of Naito Densei Machida Mfg. Co., Ltd.

Pin Configuration of Flash Programmer (PG-FP4)		Pin Name on	With CSI00-HS		With CSI00			With UART0				
Signal Name	I/O	Pin Function	FA Board	Pin Name	Pin No.		Pin Name	Pin No.		Pin Name	Pin No.	
					GC	GF	-	GC	GF		GC	GF
SI/RxD	Input	Receive signal	SI	P41/SO00	23	25	P41/SO00	23	25	P30/TXD0	25	27
SO/TxD	Output	Transmit signal	SO	P40/SI00	22	24	P40/SI00	22	24	P31/RXD0	26	28
SCK	Output	Transfer clock	SCK	P42/SCK00	24	26	P42/SCK00	24	26	Not needed	needed Not needed	
CLK Output	tput Clock to V850ES/KG1	X1	X1	12	14	X1	12	14	X1	12	14	
		X2	X2 <sup>Note 1</sup>	13	15	X2 <sup>Note 1</sup>	13	15	X2 <sup>Note 1</sup>	13	15	
/RESET	Output	Reset signal	/RESET	RESET	14	16	RESET	14	16	RESET	14	16
VPP	Output	Write voltage	VPP	Vpp	8	10	Vpp	8	10	Vpp	8	10
HS	Input	Handshake signal for CSI00 + HS communication	RESERVE/ HS	PCS1/ CS1 <sup>Note 2</sup>	60	62	Not needed	Not needed N		Not needed	I Not needed	
VDD I/O	I/O	O V <sub>DD</sub> voltage generation/voltage monitor	VDD	VDD	9	11	VDD	9	11	VDD	9	11
				BVDD	70	72	BVDD	70	72	BVDD	70	72
				EVDD	34	36	EVDD	34	36	EVDD	34	36
				AV <sub>REF0</sub>	1	3	AVREFO	1	3	AV <sub>REF0</sub>	1	3
			AV <sub>REF1</sub>	5	7	AV <sub>REF1</sub>	5	7	AV <sub>REF1</sub>	5	7	
GND -	-	– Ground	GND	Vss	11	13	Vss	11	13	Vss	11	13
				AVss	2	4	AVss	2	4	AVss	2	4
				BVss	69	71	BVss	69	71	BVss	69	71
				EVss	33	35	EVss	33	35	EVss	33	35

Table 27-1. Wiring Between µPD70F3214 and 70F3214Y, and PG-FP4

**Notes 1.** When using the clock out of the flash programmer, connect CLK of the programmer to X1, and connect its inverse signal to X2.


2. The pin differs when it is used in a single-power flash memory.

Cautions 1. Be sure to connect the REGC pin in either of the following ways.


- Connect to GND via a 10  $\mu$ F capacitor
- Directly connect to VDD
- 2. When connecting the REGC pin to GND via a 10  $\mu$ F capacitor, the clock cannot be supplied from the CLK pin of the flash programmer.

Supply the clock by creating an oscillator on the board.

- **Remark** GC: 100-pin plastic LQFP (fine pitch) ( $14 \times 14$ )
  - GF: 100-pin plastic QFP (14 × 20)







# User's Manual U16890EJ1V0UD







Figure 27-2. Wiring Example of V850ES/KG1 Flash Writing Adapter (FA-100GC-3BA-A) (1/2)



# 27.3 Programming Environment

The environment required for writing a program to the flash memory of the V850ES/KG1 is illustrated below.





A host machine that controls the dedicated flash programmer is necessary.


To interface between the flash programmer and the V850ES/KG1, UART0 or CSI00 is used for manipulation such as writing and erasing. To write the flash memory off-board, a dedicated program adapter (FA series) is necessary.

# 27.4 Communication Mode

Communication between the dedicated flash programmer and the V850ES/KG1 is established by serial communication via UART0 or CSI00 of the V850ES/KG1.

# (1) UART0

Transfer rate: 9600 to 153600 bps (LSB first)







# (2) CSI00


Transfer rate: 2.4 kHz to 2.5 MHz (MSB first)





(3) CSI communication mode supporting handshake Transfer rate: 2.4 kHz to 2.5 MHz (MSB first)





If the PG-FP4 is used as the flash programmer, the PG-FP4 generates the following signals for the V850ES/KG1. For details, refer to the **PG-FP4 User's Manual (U15260E)**.

		V850ES/KG1 Co		Connection	
Signal Name	I/O	Pin Function	Pin Name	CSI00	UART0
VPP	Output	Write voltage	VPP	0	O
VDD	I/O	VDD voltage generation/voltage monitoring	Vdd	0	O
GND	-	Ground	Vss	0	O
CLK	Output	Clock output to V850ES/KG1	X1, X2 <sup>Note</sup>	0	0
RESET	Output	Reset signal	RESET	0	O
SI/RxD	Input	Receive signal	SO00/TXD0	0	O
SO/TxD	Output	Transmit signal	SI00/RXD0	0	O
SCK	Output	Transfer clock	SCK00	0	×
H/S	Input	Handshake signal of CSI00 + HS communication	PCS1	$\bigtriangleup$	×

Note For off-board writing only: connect the clock output of the flash programmer to X1 and its inverse signal to X2.

# **Remark** O: Be sure to connect the pin.

- O: The pin does not have to be connected if the signal is generated on the target board.
- $\times$ : The pin does not have to be connected.
- $\triangle$ : In handshake mode

# 27.5 Pin Processing

To write the flash memory on-board, connectors that connect the flash programmer must be provided on the target system. First provide a function that selects the normal operation mode or flash memory programming mode on the board.

When the flash memory programming mode is set, all the pins not used for programming the flash memory are in the same status as immediately after reset. Therefore, if the external device does not recognize the state immediately after reset, the pins must be processed as described below.

#### 27.5.1 VPP pin

In the normal operation mode, connect the VPP pin to Vss. In the flash memory programming mode, a write voltage of 10 V is supplied to the VPP pin. An example of connection of the VPP pin is illustrated below.




Figure 27-7. Example of Connection of VPP Pin

#### 27.5.2 Serial interface pins

The pins used by each serial interface are listed below.


Serial Interface	Pins Used		
CSI00	SO00, SI00, SCK00		
CSI00 + HS	SO00, SI00, SCK00, PCS1		
UART0	TXD0, RXD0		


#### Table 27-3. Pins Used by Each Serial Interface

To connect the dedicated flash programmer to the pins of a serial interface that is connected to another device on the board, care must be exercised so that signals do not collide or that the other device does not malfunction.

#### (1) Signal collision


If the flash programmer (output) is connected to a pin (input) of a serial interface connected to another device (output), signal collision takes place. To avoid this collision, either isolate the connection with the other device, or make the other device go into an output high-impedance state.





# (2) Malfunction of other device

If the dedicated flash programmer (output or input) is connected to a pin (input or output) of a serial interface connected to another device (input), a signal may be output to the other device, causing the device to malfunction. To avoid this malfunction, isolate the connection with the other device.




#### Figure 27-9. Malfunction of Other Device

# 27.5.3 RESET pin

If the reset signal of the flash programmer is connected to the RESET pin that is connected to the reset signal generator on the board, signal collision takes place. To prevent this collision, isolate the connection with the reset signal generator.

If the reset signal is input from the user system while the flash memory programming mode is set, the flash memory will not be correctly programmed. Do not input any signal other than the reset signal of the flash programmer.



#### Figure 27-10. Signal Collision (RESET Pin)

# 27.5.4 Port pins

When the system shifts to the flash memory programming mode, all the pins that are not used for flash memory programming are in the same status as that immediately after reset. If the external device connected to each port does not recognize the status of the port immediately after reset, pins require appropriate processing, such as connecting to V<sub>DD</sub> via a resistor or connecting to V<sub>SS</sub> via a resistor.

#### 27.5.5 Other signal pins

Connect the X1, X2, XT1, XT2, and REGC pins in the same status as in the normal operation mode.

To input the operating clock from the programmer, however, connect the clock out of the programmer to X1, and its inverse signal to X2.


#### 27.5.6 Power supply


Supply the same power as in the normal operation mode for the power supply (VDD, VSS, AVREF0, AVREF1, AVSS, BVDD, BVSS, EVDD, and EVSS).

# 27.6 Programming Method

# 27.6.1 Controlling flash memory

The following figure illustrates the procedure to manipulate the flash memory.





#### 27.6.2 Flash memory programming mode

To rewrite the contents of the flash memory by using the dedicated flash programmer, set the V850ES/KG1 in the flash memory programming mode. To set the mode, set the VPP pin and clear the reset signal.

Change the mode by using a jumper when writing the flash memory on-board.




Figure 27-12. Flash Memory Programming Mode

#### 27.6.3 Selecting communication mode

In the V850ES/KG1 a communication mode is selected by inputting pulses (up to 8 pulses) to the  $V_{PP}$  pin after the flash memory programming mode is entered. These  $V_{PP}$  pulses are generated by the flash programmer.


The following table shows the relationship between the number of pulses and communication modes.


	VPP Pulse Communication Mode		Remark
0		CSI00	V850ES/KG1 operates as slave with MSB first.
3		CSI00 + HS	V850ES/KG1 operates as slave with MSB first.
8		UART0	Communication rate: 9600 bps (after reset), LSB first
Othe	er	RFU	Setting prohibited

Caution When UART0 is selected, the receive clock is calculated based on the reset command sent from the dedicated flash programmer after the V<sub>PP</sub> pulse has been received.

#### 27.6.4 Communication commands

The V850ES/KG1 communicates with the flash programmer by using commands. The signals sent from the flash programmer to the V850ES/KG1 are called "commands", and the commands sent from the V850ES/KG1 to the flash programmer are called "response commands".





The flash memory control commands of the V850ES/KG1 are listed in the table below. All these commands are issued from the programmer and the V850ES/KG1 performs processing corresponding to the respective commands.

Classification	Command Name	Function		
Verify	Batch verify command	Compares the contents of the entire memory with the input data.		
Erase	Batch erase command	Erases the contents of the entire memory.		
Blank check	Batch blank check command	Checks the erasure status of the entire memory.		
Data write	High-speed write command	Writes data by specifying the write address and number of bytes to be written, and executes a verify check.		
	Successive write command	Writes data from the address following that of the high-speed write command executed immediately before, and executes a verify check.		
System setting, control	Status read command	Obtains the operation status		
	Oscillation frequency setting command	Sets the oscillation frequency		
	Erase time setting command	Sets the erase time for batch erase		
	Write time setting command	Sets the write time for writing data		
	Baud rate setting command	Sets the baud rate when UART is used		
	Silicon signature command	Reads the silicon signature information		
	Reset command	Escapes from each status		

Table 27-5. Flash Memory Control Commands

The V850ES/KG1 returns a response command for the command issued by the dedicated flash programmer. The response commands sent from the V850ES/KG1 are listed below.

#### Table 27-6. Response Commands

Command Name	Function		
ACK	Acknowledges command/data.		
NAK	Acknowledges illegal command/data.		

# CHAPTER 28 ELECTRICAL SPECIFICATIONS (256 KB MASK ROM VERSION, SINGLE-POWER FLASH MEMORY VERSION) (TARGET)

256 KB mask ROM versions are as follows.

μPD703215, 703215Y

Single-power flash memory versions are as follows.

μPD70F3214H, 70F3214HY, 70F3215H, 70F3215HY

Absolute Maximum Ratings (T<sub>A</sub> = 25°C) (1/2)

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage	VDD	VDD = EVDD = AVREF0	-0.3 to +6.5	V
	BVDD	BV <sub>DD</sub> ≤ V <sub>DD</sub>	$-0.3$ to V <sub>DD</sub> + $0.3^{Note 1}$	V
	EVDD	VDD = EVDD = AVREF0	-0.3 to +6.5	V
	AV <sub>REF0</sub>	VDD = EVDD = AVREFO	-0.3 to +6.5	V
	AV <sub>REF1</sub>	AV <sub>REF1</sub> ≤ V <sub>DD</sub> (D/A output mode) AV <sub>REF1</sub> = AV <sub>REF0</sub> = V <sub>DD</sub> (port mode)	-0.3 to V <sub>DD</sub> + 0.3 <sup>Note 1</sup>	V
	Vss	Vss = EVss = BVss = AVss	-0.3 to +0.3	V
	AVss	Vss = EVss = BVss = AVss	-0.3 to +0.3	V
	BVss	Vss = EVss = BVss = AVss	-0.3 to +0.3	V
	EVss	Vss = EVss = BVss = AVss	-0.3 to +0.3	V
Input voltage	VI1	P00 to P06, P30 to P35, P38, P39, P40 to P42,         -0.3 to EV <sub>DD</sub> + 0.3 <sup>Note 1</sup> P50 to P55, P90 to P915, RESET, FLMD0         -0.3 to EV <sub>DD</sub> + 0.3 <sup>Note 1</sup>		V
	Vı2	PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6, PDL0 to PDL15, PDH0 to PDH5	-0.3 to BV <sub>DD</sub> + 0.3 <sup>Note 1</sup>	V
	Vı3	P10, P11	-0.3 to AV <sub>REF1</sub> + 0.3 <sup>Note 1</sup>	V
	V <sub>14</sub>	P36, P37	-0.3 to +13 <sup>Note 2</sup>	V
	V <sub>15</sub>	X1, X2, XT1, XT2	$-0.3$ to V <sub>DD</sub> + $0.3^{Note 1}$	V
Analog input voltage	VIAN	P70 to P77	-0.3 to AVREF0 + 0.3 <sup>Note 1</sup>	V

Notes 1. Be sure not to exceed the absolute maximum ratings (MAX. value) of each supply voltage.

2. When an on-chip pull-up resistor is not specified by a mask option. The same as  $V_{11}$  when a pull-up resistor is specified.

Parameter	Symbol	Conditions		Ratings	Unit
Output current, low	lo∟	P00 to P06, P10, P11, P30 to P35, P40 to P42, P50 to P55, P90 to P915, PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6, PDL0 to PDL15, PDH0 to PDH5	Per pin	20	mA
		P36 to P39		30	mA
		P00 to P06, P30 to P39, P40 to P42	Total of all	35	mA
		P50 to P55, P90 to P915	pins: 70 mA	35	mA
		PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6	Total of all pins:	35	mA
		PDL0 to PDL15, PDH0 to PDH5 70 mA		35	mA
Output current, high	Іон	Per pin	-10	mA	
		P00 to P06, P30 to P35, P40 to P42	Total of all	-30	mA
		P50 to P55, P90 to P915	pins: –60 mA	-30	mA
		PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6	Total of all pins:	-30	mA
		PDL0 to PDL15, PDH0 to PDH5	–60 mA	-30	mA
Operating ambient	TA	Normal operation mode		-40 to +85	°C
temperature		Flash programming mode		T.B.D.	°C
Storage temperature	Tstg	Mask ROM version		-65 to +150	°C
		Flash memory version		-40 to +125	°C

#### Absolute Maximum Ratings (T<sub>A</sub> = 25°C) (2/2)

- Cautions 1. Do not directly connect the output (or I/O) pins of IC products to each other, or to VDD, VCC, and GND. Open-drain pins or open-collector pins, however, can be directly connected to each other. Direct connection of the output pins between an IC product and an external circuit is possible, if the output pins can be set to the high-impedance state and the output timing of the external circuit is designed to avoid output conflict.
  - 2. Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded. The ratings and conditions indicated for DC characteristics and AC characteristics represent the quality assurance range during normal operation.

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Input capacitance	Ci	fx = 1 MHz	P70 to P77			15	pF
I/O capacitance	Сю	Unmeasured pins	Note			15	pF
		returned to 0 V	P36 to P39			20	pF

Note P00 to P06, P10, P11, P30 to P35, P40 to P42, P50 to P55, P90 to P915, PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6, PDL0 to PDL15, PDH0 to PDH5


**Remark** fx: Main clock oscillation frequency

# $\begin{array}{l} \textbf{Operating Conditions} \\ \textbf{(T_A = -40 to +85^{\circ}C, V_{DD} = EV_{DD} = AV_{REF0} = 2.7 to 5.5 V, 2.7 V \leq BV_{DD} \leq V_{DD}, 2.7 V \leq AV_{REF1} \leq V_{DD}, V_{SS} = EV_{SS} = BV_{SS} = AV_{SS} = 0 V, C_L = 50 \text{ pF} \end{array}$

Parameter	Symbol		MIN.	TYP.	MAX.	Unit	
Internal system clock	fclк	In PLL mode	REGC = $V_{DD}$ = 4.5 to 5.5 V	0.25		20	MHz
frequency			REGC = V <sub>DD</sub> = 4.0 to 5.5 V	0.25		16	MHz
			REGC = Capacity, V <sub>DD</sub> = 4.0 to 5.5 V	0.25		8 <sup>Note</sup>	MHz
			REGC = V <sub>DD</sub> = 2.7 to 5.5 V	0.25		8 <sup>Note</sup>	MHz
		In clock-through mode	REGC = V <sub>DD</sub> = 4.0 to 5.5 V	0.0625		10	MHz
			REGC = Capacity, V <sub>DD</sub> = 4.0 to 5.5 V	0.0625		8 <sup>Note</sup>	MHz
			REGC = V <sub>DD</sub> = 2.7 to 5.5 V	0.0625		8 <sup>Note</sup>	MHz
		Operating with subclock	REGC = V <sub>DD</sub> = 2.7 to 5.5 V		32.768		kHz

Note These values may change after evaluation.

# Internal System Clock Frequency vs. Supply Voltage



Resonator	Recommended Circuit	Parameter		Conditions	MIN.	TYP.	MAX.	Unit
Ceramic		Oscillation	In PLL mode	$REGC = V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$	2		5	MHz
resonator	X1 X2	frequency		REGC = V <sub>DD</sub> = 4.0 to 5.5 V	2		4	MHz
		(fx) <sup>Note 1</sup>		REGC = Capacity, V <sub>DD</sub> = 4.0 to 5.5 V	2		4	MHz
				REGC = V <sub>DD</sub> = 2.7 to 5.5 V	2		2.5	MHz
	777		Note 3	REGC = V <sub>DD</sub> = 2.7 to 5.5 V	2		10	MHz
		Oscillation	After reset is re	leased		2 <sup>15</sup> /fx		s
	stabilization time <sup>Note 2</sup>	After STOP mode is released			Note 4		s	
Crystal	X1 X2	Oscillation	In PLL mode	REGC = V <sub>DD</sub> = 4.5 to 5.5 V	2		5	MHz
resonator		(fx) <sup>Note 1</sup>		REGC = V <sub>DD</sub> = 4.0 to 5.5 V	2		4	MHz
				$\begin{aligned} \text{REGC} &= \text{Capacity}, \\ \text{V}_{\text{DD}} &= 4.0 \text{ to } 5.5 \text{ V} \end{aligned}$	2		4	MHz
				REGC = V <sub>DD</sub> = 2.7 to 5.5 V	2		2.5	MHz
	777		Note 3	REGC = V <sub>DD</sub> = 2.7 to 5.5 V	2		10	MHz
		Oscillation	After reset is re	leased		215/fx		s
		stabilization time <sup>Note 2</sup>	After STOP mo	de is released		Note 4		S
External	X1 X2	X1, X2 input	In PLL mode	REGC = V <sub>DD</sub> = 4.5 to 5.5 V	2		5	MHz
clock	fru Å	frequency (fx)		REGC = V <sub>DD</sub> = 4.0 to 5.5 V	2		4	MHz
				REGC = V <sub>DD</sub> = 2.7 to 5.5 V	2		2.5	MHz
	External clock		Note 3	REGC = V <sub>DD</sub> = 2.7 to 5.5 V	2		10	MHz

Main Clock Oscillator Characteristics	$(T_A = -40 \text{ to } +85^{\circ}\text{C} \text{ V}_{DD} = 2.7 \text{ to } 5.5 \text{ V} \text{ V}$	(V 0 = 22)
	(1A = -40 (0 + 05 0, 400 = 2.7 (0 5.5 4, 4))	133 <b>- U V</b>

Notes 1. Indicates only oscillator characteristics.

- 2. Time required to stabilize the resonator after reset or STOP mode is released.
- 3. In clock-through mode
- 4. The value differs depending on the OSTS register settings.

Cautions 1. When using the main clock oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.

- Keep the wiring length as short as possible.
- Do not cross the wiring with the other signal lines.
- Do not route the wiring near a signal line through which a high fluctuating current flows.
- Always make the ground point of the oscillator capacitor the same potential as Vss.
- Do not ground the capacitor to a ground pattern through which a high current flows.
- Do not fetch signals from the oscillator.
- 2. When the main clock is stopped and the device is operating on the subclock, wait until the oscillation stabilization time has been secured by the program before switching back to the main clock.

Resonator	Recommended Circuit	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
Crystal resonator		Oscillation frequency (f <sub>XT</sub> ) <sup>Note 1</sup>		32	32.768	35	kHz
		Oscillation stabilization time <sup>Note 2</sup>			10		S
External clock	XT1 XT2	XT1 input frequency (fxr) <sup>Note 1</sup> Duty = 50% ±5%	REGC = VDD	32		35	kHz

Subclock Oscillator Characteristics (T<sub>A</sub> = -40 to +85°C, V<sub>DD</sub> = 2.7 to 5.5 V, V<sub>SS</sub> = 0 V)

- **Notes 1.** Indicates only oscillator characteristics.
  - **2.** Time required from when V<sub>DD</sub> reaches oscillation voltage range (2.7 V (MIN.)) to when the crystal resonator stabilizes.
- Cautions 1. When using the subclock oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.
  - Keep the wiring length as short as possible.
  - Do not cross the wiring with the other signal lines.
  - Do not route the wiring near a signal line through which a high fluctuating current flows.
  - Always make the ground point of the oscillator capacitor the same potential as Vss.
  - Do not ground the capacitor to a ground pattern through which a high current flows.
  - Do not fetch signals from the oscillator.
  - 2. The subclock oscillator is designed as a low-amplitude circuit for reducing power consumption, and is more prone to malfunction due to noise than the main clock oscillator. Particular care is therefore required with the wiring method when the subclock is used.

PLL Characteristics (TA = -40 to +85°C, VDD = 2.7 to 5.5 V, Vss = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input frequency	fx		2		5	MHz
Output frequency	fxx		8		20	MHz
Lock time	<b>t</b> PLL	After VDD reaches 2.7 V (MIN.)			200	μs

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}) (1/6)$ 

Parameter	Symbol	Conditi	ions	MAX.	Unit
Output current, high	Іон1	Per pin for P00 to P06, P10, F P42, P50 to P55, P90 to P915		-5.0	mA
		Total of P00 to P06, P30 to	EV <sub>DD</sub> = 4.0 to 5.5 V	-30	mA
		P35, P40 to P42	EV <sub>DD</sub> = 2.7 to 5.5 V	-15	mA
		Total of P50 to P55, P90 to	EV <sub>DD</sub> = 4.0 to 5.5 V	-30	mA
		P915	EV <sub>DD</sub> = 2.7 to 5.5 V	-15	mA
	Іон2	Per pin for PCM0 to PCM3, P0 PCT4, PCT6, PDH0 to PDH5,		-5.0	mA
		Total of PCM0 to PCM3,	BV <sub>DD</sub> = 4.0 to 5.5 V	-30	mA
		PCS0, PCS1, PCT0, PCT1, PCT4, PCT6	BV <sub>DD</sub> = 2.7 to 5.5 V	-15	mA
		Total of PDL0 to PDL15,	BV <sub>DD</sub> = 4.0 to 5.5 V	-30	mA
		PDH0 to PDH5	BV <sub>DD</sub> = 2.7 to 5.5 V	-15	mA
Output current, low	Iol1	Per pin for P00 to P06, P10, F P42, P50 to P55, P90 to P915	10	mA	
		Per pin for P36 to P39	EV <sub>DD</sub> = 4.0 to 5.5 V	15	mA
			EV <sub>DD</sub> = 2.7 to 5.5 V	8	mA
		Total of P00 to P06, P30 to P3	37, P40 to P42	30	mA
		Total of P38, P39, P50 to P55	, P90 to P915	30	mA
	Iol2	Per pin for PCM0 to PCM3, P0 PCT4, PCT6, PDH0 to PDH5,		10	mA
		Total of PCM0 to PCM3, PCS PCT4, PCT6	0, PCS1, PCT0, PCT1,	30	mA
		Total of PDL0 to PDL15, PDH	0 to PDH5	30	mA

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V})$  (2/6)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input voltage, high	VIH1	Note 1	0.7EVDD		EVDD	V
	VIH2	Note 2	0.8EVDD		EVDD	V
	Vінз	Note 3	0.7BVDD		BVDD	V
	VIH4	P70 to P77	0.7AVREF0		AV <sub>REF0</sub>	V
	VIH5	P10, P11 <sup>Note 4</sup>	0.7AVREF1 AVRE		AV <sub>REF1</sub>	V
	VIH6	P36, P37 0.7EVDD 12		12 <sup>Note 5</sup>	V	
	VIH7	X1, X2, XT1, XT2	Vdd - 0.5		VDD	V
Input voltage, low	VIL1	Note 1	EVss		0.3EVDD	V
	VIL2	Note 2	EVss		0.2EVDD	V
	VIL3	Note 3	BVss		0.3BVDD	V
	VIL4	P70 to P77	AVss		0.3AVREF0	V
	VIL5	P10, P11 <sup>Note 4</sup>	AVss		0.3AV <sub>REF1</sub>	V
	VIL6	P36, P37	EVss		0.3EV <sub>DD</sub>	V
	VIL7	X1, X2, XT1, XT2	Vss		0.4	V

Notes 1. P00, P01, P30, P41, P98, P911 and their alternate-function pins.

**2.** RESET, P02 to P06, P31 to P35, P38, P39, P40, P42, P50 to P55, P90 to P97, P99, P910, P912 to P915 and their alternate-function pins.

- **3.** PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6, PDL0 to PDL15, PDH0 to PDH5 and their alternate-function pins.
- 4. When used as port pins, set AVREF1 = AVREF0 = VDD.

5. When an on-chip pull-up resistor is not specified by a mask option. EVDD when a pull-up resistor is specified.

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V})$  (3/6)

Parameter	Symbol	C	onditions	MIN.	TYP.	MAX.	Unit
Output voltage, high	Vон1	Note 1	Iон = -2.0 mA, EV <sub>DD</sub> = 4.0 to 5.5 V	EV <sub>DD</sub> - 1.0		EVDD	V
		Note 2	Iон = -0.1 mA, EVpp = 2.7 to 5.5 V	EV <sub>DD</sub> - 0.5		EVDD	V
	Vон2	Note 3	Iон = -2.0 mA, BV <sub>DD</sub> = 4.0 to 5.5 V	BV <sub>DD</sub> - 1.0		BVdd	V
		Note 4	Iон = -0.1 mA, BV <sub>DD</sub> = 2.7 to 5.5 V	BV <sub>DD</sub> – 0.5		BVdd	V
	Vонз	P10, P11 <sup>Note 5</sup>	Iон = -2.0 mA	AVREF1 - 1.0		AV <sub>REF1</sub>	V
			Iон = -0.1 mA	AVREF1 - 0.5		AV <sub>REF1</sub>	V
Output voltage, low	Vol1	Note 6	$I_{OL} = 2.0 \text{ mA}^{Note 7}$	0		0.8	V
	Vol2	Note 8	lo∟ = 2.0 mA	0		0.8	V
	Vol3	P10, P11 <sup>Note 5</sup>	lo∟ = 2.0 mA	0		0.8	V
	Vol4	P36 to P39	lo∟ = 15 mA, EV <sub>DD</sub> = 4.0 to 5.5 V	0		2.0	V
			lo∟ = 8 mA, EV <sub>DD</sub> = 3.0 to 5.5 V	0		1.0	V
			lo∟ = 5 mA, EV <sub>DD</sub> = 2.7 to 5.5 V	0		1.0	V
Input leakage current, high	Іцн	$V_{\text{IN}} = V_{\text{DD}}$				3.0	μA
Input leakage current, low	Ilil	VIN = 0 V				-3.0	μA
Output leakage current, high	Ігон	Vo = Vdd				3.0	μA
Output leakage current, low	Ilol	Vo = 0 V				-3.0	μA
Pull-up resistor	R∟	VIN = 0 V		10	30	100	kΩ

**Notes 1.** Total of P00 to P06, P30 to P35, P40 to P42 and their alternate-function pins:  $I_{OH} = -30$  mA, total of P50 to P55, P90 to P915 and their alternate-function pins:  $I_{OH} = -30$  mA.

- **2.** Total of P00 to P06, P30 to P35, P40 to P42 and their alternate-function pins:  $I_{OH} = -15$  mA, total of P50 to P55, P90 to P915 and their alternate-function pins:  $I_{OH} = -15$  mA.
- **3.** Total of PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6: I<sub>OH</sub> = -30 mA, total of PDH0 to PDH5, PDL0 to PDL15 and their alternate-function pins: I<sub>OH</sub> = -30 mA.
- 4. Total of PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6:  $I_{OH} = -15 \text{ mA}$ , total of PDH0 to PDH5, PDL0 to PDL15 and their alternate-function pins:  $I_{OH} = -15 \text{ mA}$ .
- 5. When used as port pins, set  $AV_{REF1} = AV_{REF0} = V_{DD}$ .
- 6. Total of P00 to P06, P30 to P37, P40 to P42 and their alternate-function pins:  $I_{OL} = 30$  mA, total of P38, P39, P50 to P55, P90 to P915 and their alternate-function pins:  $I_{OL} = 30$  mA.
- 7. Refer to IoL1 for IoL of P36 to P39.
- **8.** Total of PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6 and their alternate-function pins: IoL = 30 mA, total of PDH0 to PDH5, PDL0 to PDL15 and their alternate-function pins: IoL = 30 mA.

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}) (4/6)$ 

Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
Supply current <sup>Νοτο</sup> ( <i>μ</i> PD70F3215H, 70F3215HY)	Idd1	Normal operation	fxx = 20 MHz (fx = 5 MHz) (in PLL mode) REGC = V <sub>DD</sub> = 5 V ±10%		55	75	mA
			fxx = T.B.D. (in clock-through mode) REGC = $V_{DD}$ = 3 V ±10%		T.B.D.	T.B.D.	mA
	IDD2	HALT mode	fxx = 20 MHz (fx = 5 MHz) (in PLL mode) REGC = V <sub>DD</sub> = 5 V ±10%		29	43	mA
			fxx = T.B.D. (in clock-through mode) REGC = $V_{DD}$ = 3 V ±10%		T.B.D.	T.B.D.	mA
	Idd3	IDLE mode	fx = 5 MHz (when PLL mode off) REGC = $V_{DD}$ = 5 V ±10%		2.1	3.3	mA
			fx = T.B.D. (in clock-through mode) REGC = $V_{DD}$ = 3 V ±10%		T.B.D.	T.B.D.	mA
	Idd4	Subclock operating mode	fxr = 32.768 kHz Main clock stopped		250	420	μA
	Idd5	Subclock IDLE mode	f <sub>XT</sub> = 32.768 kHz Main clock stopped, watch timer operating		20	75	μA
	IDD6	STOP mode	Subclock operating		15	60	μA
			Subclock stopped (XT1 = Vss, when PSMR.XTSTP bit = 1)		0.1	30	μA
	Idd7	Flash memory erase/write	fxx = 20 MHz (fx = 5 MHz) (in PLL mode) REGC = V <sub>DD</sub> = 5 V ±10%		65	90	mA
			fxx = T.B.D. (in clock-through mode) REGC = $V_{DD}$ = 3 V ±10%		T.B.D.	T.B.D.	mA

Note Total current of VDD, EVDD, and BVDD (all ports stopped). AVREFO is not included.

Remark fxx: Main clock frequency

- fx: Main clock oscillation frequency
- fxT: Subclock frequency

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}) (5/6)$ 

Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
Supply current <sup>∿te</sup> (μPD70F3214H, 70F3214HY)	Idd1	Normal operation	$f_{XX} = 20 \text{ MHz} (f_X = 5 \text{ MHz})$ (in PLL mode) REGC = V <sub>DD</sub> = 5 V ±10%		51	70	mA
			fxx = T.B.D. (in clock-through mode) REGC = $V_{DD}$ = 3 V ±10%		T.B.D.	T.B.D.	mA
	Idd2	HALT mode	$f_{XX} = 20 \text{ MHz} (f_X = 5 \text{ MHz})$ (in PLL mode) REGC = V <sub>DD</sub> = 5 V ±10%		25	38	mA
			fxx = T.B.D. (in clock-through mode) REGC = $V_{DD}$ = 3 V ±10%		T.B.D.	T.B.D.	mA
	Idd3	IDLE mode	fx = 5 MHz (when PLL mode off) REGC = $V_{DD}$ = 5 V ±10%		1.8	2.9	mA
			fx = T.B.D. (in clock-through mode) REGC = V <sub>DD</sub> = 3 V ±10%		T.B.D.	T.B.D.	mA
	Idd4	Subclock operating mode	fxt = 32.768 kHz Main clock stopped		240	400	μA
	Idd5	Subclock IDLE mode	f <sub>XT</sub> = 32.768 kHz Main clock stopped, watch timer operating		20	75	μA
	IDD6	STOP mode	Subclock operating		15	60	μA
			Subclock stopped (XT1 = Vss, when PSMR.XTSTP bit = 1)		0.1	30	μA
	IDD7	Flash memory erase/write	fxx = 20 MHz (fx = 5 MHz) (in PLL mode) REGC = V <sub>DD</sub> = 5 V ±10%		61	85	mA
			fxx = T.B.D. (in clock-through mode) REGC = $V_{DD}$ = 3 V ±10%		T.B.D.	T.B.D.	mA

Note Total current of VDD, EVDD, and BVDD (all ports stopped). AVREFO is not included.

Remark fxx: Main clock frequency

- fx: Main clock oscillation frequency
- fxT: Subclock frequency

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{Vss} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V})$  (6/6)

Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
Supply current <sup>Note</sup> (µPD703215, 703215Y)	Idd1	Normal operation	fxx = 20 MHz (fx = 5 MHz) (in PLL mode) REGC = $V_{DD}$ = 5 V ±10%		42	60	mA
			fxx = T.B.D. (in clock-through mode) REGC = $V_{DD}$ = 3 V ±10%		T.B.D.	T.B.D.	mA
	Idd2	HALT mode	fxx = 20 MHz (fx = 5 MHz) (in PLL mode) REGC = V <sub>DD</sub> = 5 V ±10%		29	40	mA
			fxx = T.B.D. (in clock-through mode) REGC = $V_{DD}$ = 3 V ±10%		T.B.D.	T.B.D.	mA
	Іддз	IDLE mode	fx = 5 MHz (when PLL mode off) REGC = $V_{DD}$ = 5 V ±10%		1.7	2.7	mA
			fx = T.B.D. (in clock-through mode) REGC = $V_{DD}$ = 3 V ±10%		T.B.D.	T.B.D.	mA
	Idd4	Subclock operating mode	fxr = 32.768 kHz Main clock stopped		100	220	μA
	Idd5	Subclock IDLE mode	fxr = 32.768 kHz Main clock stopped, watch timer operating		20	75	μA
	IDD6	STOP mode	Subclock operating		15	60	μA
			Subclock stopped (XT1 = Vss, when PSMR.XTSTP bit = 1)		0.1	30	μA

Note Total current of VDD, EVDD, and BVDD (all ports stopped). AVREFO is not included.

Remark fxx: Main clock frequency

fx: Main clock oscillation frequency


fxT: Subclock frequency

# **Data Retention Characteristics**


# STOP Mode ( $T_A = -40$ to $+85^{\circ}C$ )

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention voltage	VDDDR	STOP mode	2.0		5.5	v
STOP release signal input time	<b>t</b> DREL		0			μs


# Caution Shifting to STOP mode and restoring from STOP mode must be performed within the rated operating range.




#### AC Test Input Measurement Points (VDD, AVREFO, EVDD, BVDD)



# **AC Test Output Measurement Points**




# Load Conditions



# CLKOUT Output Timing (TA = -40 to +85°C, VDD = EVDD = AVREF0 = 2.7 to 5.5 V, 2.7 V $\leq$ BVDD $\leq$ VDD, 2.7 V $\leq$ AVREF1 $\leq$ VDD, VSS = EVSS = BVSS = AVSS = 0 V, CL = 50 pF)

Parameter	Syml	loc	Conditions	MIN.	MAX.	Unit
Output cycle	tсук	<1>		50 ns	30.6 <i>µ</i> s	
High-level width	twкн	<2>	V <sub>DD</sub> = 4.0 to 5.5 V	tсүк/2 – 17		ns
			VDD = 2.7 to 5.5 V	tсүк/2 – 26		ns
Low-level width	twĸ∟	<3>	V <sub>DD</sub> = 4.0 to 5.5 V	tсук/2 – 17		ns
			V <sub>DD</sub> = 2.7 to 5.5 V	tсүк/2 – 26		ns
Rise time	tкв	<4>	V <sub>DD</sub> = 4.0 to 5.5 V		17	ns
			V <sub>DD</sub> = 2.7 to 5.5 V		26	ns
Fall time	tĸ⊧	<5>	V <sub>DD</sub> = 4.0 to 5.5 V		17	ns
			V <sub>DD</sub> = 2.7 to 5.5 V		26	ns

# **Clock Timing**



# **Bus Timing**

# (1) In multiplex bus mode

# (a) Read/write cycle (CLKOUT asynchronous)

# $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 4.0 \text{ to } 5.5 \text{ V}, 4.0 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 4.0 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{CL} = 50 \text{ pF}) (1/2)$

Parameter	Symbol		Conditions	MIN.	MAX.	Unit
Address setup time (to ASTB $\downarrow$ )	<b>t</b> sast	<6>		(0.5 + tasw)T - 23		ns
Address hold time (from ASTB $\downarrow$ )	<b>t</b> hsta	<7>		(0.5 + tasw)T - 15		ns
Delay time from $\overline{\mathrm{RD}}\downarrow$ to address float	<b>t</b> frda	<8>			16	ns
Data input setup time from address	<b>t</b> SAID	<9>			(2 + n + tasw + tahw)T - 40	ns
Data input setup time from $\overline{RD} \downarrow$	tsrid	<10>			(1 + n + tasw + tahw)T - 25	ns
Delay time from ASTB $\downarrow$ to $\overline{\text{RD}}$ , $\overline{\text{WRm}}\downarrow$	<b>t</b> dstrdwr	<11>		(0.5 + tанw)T – 20		ns
Data input hold time (from $\overline{RD}$ )	thrdid	<12>		0		ns
Address output time from $\overline{RD}$	<b>t</b> drda	<13>		(1 + i)T – 16		ns
Delay time from RD, WRm↑ to ASTB↑	<b>t</b> DRDWRST	<14>		0.5T – 10		ns
Delay time from $\overline{RD}$ to $ASTB\downarrow$	<b>t</b> DRDST	<15>		(1.5 + i + tasw)T - 10		ns
RD, WRm low-level width	twrdwrl	<16>		(1 + n)T – 10		ns
ASTB high-level width	twsтн	<17>		(1 + tasw)T – 25		ns
Data output time from $\overline{WRm} \downarrow$	towrod	<18>			20	ns
Data output setup time (to $\overline{\text{WRm}}$ )	tsodwr	<19>		(1 + n)T – 25		ns
Data output hold time (from WRm↑)	thwrod	<20>		T – 15		ns
WAIT setup time (to address)	tsawt1	<21>	n ≥ 1		(1.5 + tasw + tahw)T - 45	ns
	tsawt2	<22>			(1.5 + n + tasw + taнw)T – 45	ns
WAIT hold time (from address)	thawt1	<23>	n ≥ 1	(0.5 + n + tasw + tahw)T		ns
	thawt2	<24>		(1.5 + n + tasw + tahw)T		ns
$\overline{\text{WAIT}}$ setup time (to ASTB $\downarrow$ )	tsstwt1	<25>	n ≥ 1		(1 + tанw)T – 32	ns
	tsstwt2	<26>			(1 + n + tанw)T – 32	ns
WAIT hold time (from ASTB↓)	thstwt1	<27>	n ≥ 1	(n + tанw)Т		ns
	tHSTWT2	<28>		(1 + n + tанw)Т		ns

Remarks 1. tasw: Number of address setup wait clocks

tanw: Number of address hold wait clocks

- 2. T = 1/fcpu (fcpu: CPU operating clock frequency)
- n: Number of wait clocks inserted in the bus cycle The sampling timing changes when a programmable wait is inserted.
- **4.** m = 0, 1
- 5. i: Number of idle states inserted after a read cycle (0 or 1)
- 6. The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.

Parameter	Symbol		Conditions	MIN.	MAX.	Unit
Address setup time (to ASTB $\downarrow$ )	<b>t</b> sast	<6>		(0.5 + tasw)T - 42		ns
Address hold time (from ASTB $\downarrow$ )	<b>t</b> HSTA	<7>		(0.5 + tasw)T - 30		ns
Delay time from $\overline{RD}\downarrow$ to address float	<b>t</b> frda	<8>			32	ns
Data input setup time from address	tsaid	<9>			(2 + n + tasw + tahw)T - 72	ns
Data input setup time from $\overline{\text{RD}}\downarrow$	tsrid	<10>			(1 + n + tasw + tahw)T - 40	ns
Delay time from ASTB $\downarrow$ to $\overline{\text{RD}}, \overline{\text{WRm}}\downarrow$	<b>t</b> dstrdwr	<11>		(0.5 + tанw)T – 35		ns
Data input hold time (from $\overline{\text{RD}}^{\uparrow}$ )	thrdid	<12>		0		ns
Address output time from $\overline{\text{RD}}\uparrow$	<b>t</b> drda	<13>		(1 + i)T – 32		ns
Delay time from RD, WRm↑ to ASTB↑	<b>t</b> DRDWRST	<14>		0.5T – 20		ns
Delay time from $\overline{RD}$ to $ASTB\downarrow$	<b>t</b> drdst	<15>		(1.5 + i + tasw)T – 20		ns
RD, WRm low-level width	twrdwrl	<16>		(1 + n)T – 20		ns
ASTB high-level width	twsтн	<17>		(1 + tasw)T – 50		ns
Data output time from $\overline{WRm}\downarrow$	towrod	<18>			35	ns
Data output setup time (to $\overline{\text{WRm}}$ )	tsodwr	<19>		(1 + n)T - 40		ns
Data output hold time (from $\overline{\text{WRm}}^\uparrow$ )	thwrod	<20>		T – 30		ns
WAIT setup time (to address)	tsawt1	<21>	n ≥ 1		(1.5 + tasw + tahw)T - 80	ns
	tsawt2	<22>			(1.5 + n + tasw + tahw)T - 80	ns
WAIT hold time (from address)	thawt1	<23>	n ≥ 1	(0.5 + n + tasw + tahw)T		ns
	thawt2	<24>		(1.5 + n + tasw + tahw)T		ns
$\overline{\text{WAIT}}$ setup time (to ASTB $\downarrow$ )	tsstwt1	<25>	n ≥ 1		(1 + tанw)T – 60	ns
	tsstwt2	<26>			(1 + n + tанw)T – 60	ns
WAIT hold time (from ASTB↓)	tHSTWT1	<27>	n ≥ 1	(n + tанw)Т		ns
	tHSTWT2	<28>		(1 + n + tанw)Т		ns

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = 10^{\circ}\text{C}$
BVss = AVss = 0 V, CL = 50 pF) (2/2)

Caution Set the following in accordance with the usage conditions of the CPU operating clock frequency (k = 0, 1).


• 70 ns < 1/fcpu < 84 ns

Set an address setup wait (AWC.ASWk bit = 1).


- 62.5 ns < 1/fcPU < 70 ns</li>
   Set an address setup wait (ASWk bit = 1) and address hold wait (AWC.AHWk bit = 1).
- Remarks 1. tasw: Number of address setup wait clocks

tanw: Number of address hold wait clocks

- 2. T = 1/fcpu (fcpu: CPU operating clock frequency)
- n: Number of wait clocks inserted in the bus cycle The sampling timing changes when a programmable wait is inserted.
- **4.** m = 0, 1
- 5. i: Number of idle states inserted after a read cycle (0 or 1)
- 6. The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.



# Read Cycle (CLKOUT Asynchronous): In Multiplex Bus Mode



# Write Cycle (CLKOUT Asynchronous): In Multiplex Bus Mode

#### (b) Read/write cycle (CLKOUT synchronous): In multiplex bus mode

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 4.0 \text{ to } 5.5 \text{ V}, 4.0 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 4.0 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = 1000 \text{ cm}^{-1} \text{ cm}^{$
BVss = AVss = 0 V, C∟ = 50 pF) (1/2)

Parameter	Symbol		Conditions	MIN.	MAX.	Unit
Delay time from CLKOUT <sup>↑</sup> to address	tdka	<29>		0	19	ns
Delay time from CLKOUT↑ to address float	tfka	<30>		0	14	ns
Delay time from CLKOUT↓ to ASTB	<b>t</b> DKST	<31>		0	23	ns
Delay time from CLKOUT↑ to RD, WRm	<b>t</b> dkrdwr	<32>		-22	0	ns
Data input setup time (to CLKOUT↑)	tsidk	<33>		15		ns
Data input hold time (from CLKOUT <sup>↑</sup> )	tнкір	<34>		0		ns
Data output delay time from CLKOUT1	tdкор	<35>			19	ns
$\overline{\text{WAIT}}$ setup time (to CLKOUT $\downarrow$ )	tswтк	<36>		15		ns
$\overline{\text{WAIT}}$ hold time (from CLKOUT $\downarrow$ )	tнкwт	<37>		0		ns

**Remarks 1.** m = 0, 1


2. The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.

# $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{CL} = 50 \text{ pF}) (2/2)$


Parameter	Symbol		Conditions	MIN.	MAX.	Unit
Delay time from CLKOUT <sup>↑</sup> to address	<b>t</b> dka	<29>		0	19	ns
Delay time from CLKOUT <sup>↑</sup> to address	tғка	<30>		0	18	ns
float						
Delay time from CLKOUT $\downarrow$ to ASTB	<b>t</b> DKST	<31>		0	55	ns
Delay time from CLKOUT↑ to RD, WRm	<b>t</b> dkrdwr	<32>		-22	0	ns
Data input setup time (to CLKOUT↑)	tsidk	<33>		30		ns
Data input hold time (from CLKOUT <sup>↑</sup> )	<b>t</b> hkid	<34>		0		ns
Data output delay time from CLKOUT↑	<b>t</b> dkod	<35>			19	ns
$\overline{\text{WAIT}}$ setup time (to CLKOUT $\downarrow$ )	tswтĸ	<36>		25		ns
WAIT hold time (from CLKOUT↓)	tнкwт	<37>		0		ns

Remarks 1. m = 0, 1

2. The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.



# Read Cycle (CLKOUT Synchronous): In Multiplex Bus Mode



# Write Cycle (CLKOUT Synchronous): In Multiplex Bus Mode

#### (2) In separate bus mode

# (a) Read cycle (CLKOUT asynchronous): In separate bus mode

# $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 4.0 \text{ to } 5.5 \text{ V}, 4.0 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 4.0 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{CL} = 50 \text{ pF}) (1/2)$

Parameter	Symbol		Conditions	MIN.	MAX.	Unit
Address setup time (to $\overline{RD}\downarrow$ )	<b>t</b> sard	<38>		(0.5 + tasw)T – 50		ns
Address hold time (from $\overline{RD}\uparrow$ )	thard	<39>		iT – 13		ns
RD low-level width	twrdl	<40>		(1.5 + n + tанw)T – 15		ns
Data setup time (to $\overline{RD}$ )	tsisd	<41>		30		ns
Data hold time (from $\overline{RD}\uparrow$ )	thisd	<42>		0		ns
Data setup time (to address)	<b>t</b> SAID	<43>			(2 + n + tasw + taнw)T - 65	ns
$\overline{\text{WAIT}}$ setup time (to $\overline{\text{RD}}\downarrow$ )	tsrdwt1	<44>			(0.5 + tанw)T – 32	ns
	tsrdwt2	<45>			(0.5 + n + tанw)T – 32	ns
$\overline{\text{WAIT}}$ hold time (from $\overline{\text{RD}}\downarrow$ )	thrdwt1	<46>		(n – 0.5 + tанw)Т		ns
	thrdwt2	<47>		(n + 0.5 + tанw)Т		ns
WAIT setup time (to address)	tsawt1	<48>			(1 + tasw + taнw)T - 65	ns
	tsawt2	<49>			(1 + n + tasw + tahw)T - 65	ns
WAIT hold time (from address)	thawt1	<50>		(n + tasw + taнw)T		ns
	thawt2	<51>		(1 + n + tasw + taнw)T		ns

Caution Set the following in accordance with the usage conditions of the CPU operating clock frequency (k = 0, 1).

# • 1/fcpu < 100 ns

Set an address setup wait (ASWk bit = 1).

tanw: Number of address hold wait clocks

- 2. T = 1/fcpu (fcpu: CPU operating clock frequency)
- **3.** n: Number of wait clocks inserted in the bus cycle
  - The sampling timing changes when a programmable wait is inserted
- 4. i: Number of idle states inserted after a read cycle (0 or 1)
- 5. The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.

Parameter	Symb	Symbol		MIN.	MAX.	Unit
Address setup time (to $\overline{RD}\downarrow$ )	<b>t</b> sard	<38>		(0.5 + tasw)T - 100		ns
Address hold time (from $\overline{RD}\uparrow$ )	thard	<39>		iT – 26		ns
RD low-level width	twrdl	<40>		(1.5 + n + tанw)T – 30		ns
Data setup time (to $\overline{RD}\uparrow$ )	tsisd	<41>		60		ns
Data hold time (from $\overline{RD}^{\uparrow}$ )	thisd	<42>		0		ns
Data setup time (to address)	<b>t</b> SAID	<43>			(2 + n + tasw + taнw)T – 120	ns
$\overline{\text{WAIT}}$ setup time (to $\overline{\text{RD}}\downarrow$ )	tsrdwt1	<44>			(0.5 + tанw)T – 50	ns
	tsrdwt2	<45>			(0.5 + n + tанw)T – 50	ns
$\overline{\text{WAIT}}$ hold time (from $\overline{\text{RD}}\downarrow$ )	thrdwt1	<46>		(n – 0.5 + tанw)Т		ns
	thrdwt2	<47>		(n + 0.5 + tанw)Т		ns
WAIT setup time (to address)	tsawt1	<48>			(1 + tasw + tahw)T – 130	ns
	tsawt2	<49>			(1 + n + tasw + tahw)T - 130	ns
WAIT hold time (from address)	thawt1	<50>		(n + tasw + taнw)T		ns
	thawt2	<51>		(1 + n + tasw + taнw)T		ns

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{C}_{L} = 50 \text{ pF}$  (2/2)


Caution Set the following in accordance with the usage conditions of the CPU operating clock frequency (k = 0, 1).


# 1/fcPU < 200 ns</li> Set an address setup wait (ASWk bit = 1).

Remarks 1. tasw: Number of address setup wait clocks

tanw: Number of address hold wait clocks

- 2. T = 1/fcpu (fcpu: CPU operating clock frequency)
- n: Number of wait clocks inserted in the bus cycle The sampling timing changes when a programmable wait is inserted.
- 4. i: Number of idle states inserted after a read cycle (0 or 1)
- 5. The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.





# (b) Write cycle (CLKOUT asynchronous): In separate bus mode

Parameter	Symb	ool	Conditions	MIN.	MAX.	Unit
Address setup time (to $\overline{\text{WRm}}\downarrow$ )	<b>t</b> SAWR	<52>		(1 + tasw + taнw)T – 60		ns
Address hold time (from $\overline{\text{WRm}}$ )	thawr	<53>		0.5T – 10		ns
WRm low-level width	twwRL	<54>		(0.5 + n)T – 10		ns
Data output time from $\overline{\text{WRm}} \downarrow$	toosdw	<55>		-5		ns
Data setup time (to WRm↑)	tsosdw	<56>		(0.5 + n)T – 20		ns
Data hold time (from $\overline{\text{WRm}}^\uparrow$ )	thosdw	<57>		0.5T – 20		ns
Data setup time (to address)	<b>t</b> saod	<58>		(1 + tasw + taнw)T – 30		ns
$\overline{\text{WAIT}}$ setup time (to $\overline{\text{WRm}}\downarrow$ )	tswrwr1	<59>		30		ns
	tswrwt2	<60>			nT – 30	ns
$\overline{\text{WAIT}}$ hold time (from $\overline{\text{WRm}}\downarrow$ )	thwrwt1	<61>		0		ns
	thwrwt2	<62>		nT		ns
WAIT setup time (to address)	tsawt1	<63>			(1 + tasw + taнw)T – 45	ns
	tsawt2	<64>			(1 + n + tasw + tahw)T - 45	ns
WAIT hold time (from address)	thawt1	<65>		(n + tasw + taнw)T		ns
	thawt2	<66>		(1 + n + tasw + taнw)T		ns

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 4.0 \text{ to } 5.5 \text{ V}, 4.0 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 4.0 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = 1000 \text{ cm}^{-1} \text{ cm}^{$	
BVss = AVss = 0 V, C∟ = 50 pF) (1/2)	

Caution Set the following in accordance with the usage conditions of the CPU operating clock frequency (k = 0, 1).

# • 1/fcpu < 60 ns Set an address setup wait (ASWk bit = 1).

**Remarks 1.** m = 0, 1

- 2. tASW: Number of address setup wait clocks tAHW: Number of address hold wait clocks
- **3.** T = 1/fcPU (fcPU: CPU operating clock frequency)
- 4. n: Number of wait clocks inserted in the bus cycle

The sampling timing changes when a programmable wait is inserted.

5. The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.

Parameter	Symb	ol	Conditions	MIN.	MAX.	Unit
Address setup time (to $\overline{\text{WRm}}\downarrow$ )	<b>t</b> SAWR	<52>		(1 + tasw + tанw)T – 100		ns
Address hold time (from WRm↑)	thawr	<53>		0.5T – 10		ns
WRm low-level width	twwRL	<54>		(0.5 + n)T – 10		ns
Data output time from $\overline{\text{WRm}}\downarrow$	toosdw	<55>		-5		ns
Data setup time (to WRm↑)	tsosdw	<56>		(0.5 + n)T – 35		ns
Data hold time (from $\overline{\text{WRm}}$ )	thospw	<57>		0.5T – 35		ns
Data setup time (to address)	<b>t</b> saod	<58>		(1 + tasw + taнw)T – 55		ns
$\overline{\text{WAIT}}$ setup time (to $\overline{\text{WRm}}\downarrow$ )	tswrwt1	<59>		50		ns
	tswrwt2	<60>			nT – 50	ns
$\overline{\text{WAIT}}$ hold time (from $\overline{\text{WRm}}\downarrow$ )	thwrwt1	<61>		0		ns
	thwrwt2	<62>		nT		ns
WAIT setup time (to address)	tsawt1	<63>			(1 + tasw + tahw)T – 100	ns
	tsawt2	<64>			(1 + n + tasw + tahw)T – 100	ns
WAIT hold time (from address)	thawt1	<65>		(n + tasw + taнw)T		ns
	thawt2	<66>		(1 + n + tasw + taнw)T		ns


 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{C}_{L} = 50 \text{ pF}$  (2/2)

Caution Set the following in accordance with the usage conditions of the CPU operating clock frequency (k = 0, 1).

# 1/fcPU < 100 ns</li> Set an address setup wait (ASWk bit = 1).

- **Remarks 1.** m = 0, 1
  - 2. tASW: Number of address setup wait clocks tAHW: Number of address hold wait clocks
  - **3.** T = 1/fcpu (fcpu: CPU operating clock frequency)
  - n: Number of wait clocks inserted in the bus cycle The sampling timing changes when a programmable wait is inserted.
  - 5. The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.

# Write Cycle (CLKOUT Asynchronous): In Separate Bus Mode



#### (c) Read cycle (CLKOUT synchronous): In separate bus mode

# $(T_A = -40 \text{ to } +85^{\circ}\text{C}, V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 4.0 \text{ to } 5.5 \text{ V}, 4.0 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 4.0 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{CL} = 50 \text{ pF}) (1/2)$


Parameter	Symbol		Conditions	MIN.	MAX.	Unit
Delay time from CLKOUT↑ to address, CS	<b>t</b> dksa	<67>		0	35	ns
Data input setup time (to CLKOUT↑)	<b>t</b> sisdk	<68>		15		ns
Data input hold time (from CLKOUT <sup>↑</sup> )	thkisd	<69>		0		ns
Delay time from CLKOUT↓↑ to RD	<b>t</b> dksr	<70>		0	6	ns
WAIT setup time (to CLKOUT <sup>↑</sup> )	tswтк	<71>		20		ns
WAIT hold time (from CLKOUT <sup>↑</sup> )	tнкwт	<72>		0		ns

**Remark** The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.

# $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{CL} = 50 \text{ pF}) (2/2)$

Parameter	Symbol		Conditions	MIN.	MAX.	Unit
Delay time from CLKOUT↑ to address, CS	<b>t</b> dksa	<67>		0	65	ns
Data input setup time (to CLKOUT↑)	<b>t</b> sisdk	<68>		30		ns
Data input hold time (from CLKOUT <sup>↑</sup> )	<b>t</b> HKISD	<69>		0		ns
Delay time from CLKOUT↓↑ to RD	<b>t</b> dksr	<70>		0	10	ns
WAIT setup time (to CLKOUT <sup>↑</sup> )	<b>t</b> swтк	<71>		40		ns
WAIT hold time (from CLKOUT↑)	tнкwт	<72>		0		ns

**Remark** The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.



### Read Cycle (CLKOUT Synchronous, 1 Wait): In Separate Bus Mode

#### (d) Write cycle (CLKOUT synchronous): In separate bus mode

# $(T_A = -40 \text{ to } +85^{\circ}\text{C}, V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 4.0 \text{ to } 5.5 \text{ V}, 4.0 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 4.0 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{CL} = 50 \text{ pF}) (1/2)$

Parameter	Symbol		Conditions	MIN.	MAX.	Unit
Delay time from CLKOUT↑ to address, CS	<b>t</b> dksa	<73>		0	35	ns
Data output delay time from CLKOUT1	<b>t</b> dksd	<74>		0	10	ns
Delay time from CLKOUT↑↓ to WRm	toksw	<75>		0	10	ns
WAIT setup time (to CLKOUT <sup>↑</sup> )	tswтк	<76>		20		ns
WAIT hold time (from CLKOUT <sup>↑</sup> )	tнкwт	<77>		0		ns

Remarks 1. m = 0, 1


2. The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.

# $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{CL} = 50 \text{ pF} (2/2)$

Parameter	Symbol		Conditions	MIN.	MAX.	Unit
Delay time from CLKOUT↑ to address, CS	<b>t</b> dksa	<73>		0	65	ns
Data output delay time from CLKOUT↑	<b>t</b> dksd	<74>		0	15	ns
Delay time from CLKOUT $\uparrow \downarrow$ to $\overline{\text{WRm}}$	<b>t</b> DKSW	<75>		0	15	ns
WAIT setup time (to CLKOUT <sup>↑</sup> )	tswтк	<76>		40		ns
WAIT hold time (from CLKOUT <sup>↑</sup> )	tнкwт	<77>		0		ns

Remarks 1. m = 0, 1

2. The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.



# Write Cycle (CLKOUT Synchronous): In Separate Bus Mode

#### (3) Bus hold

# (a) CLKOUT asynchronous

# $(T_A = -40 \text{ to } +85^{\circ}\text{C}, V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 4.0 \text{ to } 5.5 \text{ V}, 4.0 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 4.0 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{CL} = 50 \text{ pF}) (1/2)$

Parameter	Symbol		Conditions	MIN.	MAX.	Unit
HLDRQ high-level width	twнqн	<78>		T + 10		ns
HLDAK low-level width	twhal	<79>		T – 15		ns
Delay time from $\overline{\text{HLDAK}}\uparrow$ to bus output	tdhac	<80>		-40		ns
Delay time from $\overline{\text{HLDRQ}}\downarrow$ to $\overline{\text{HLDAK}}\downarrow$	tdhqha1	<81>			(2n + 7.5)T + 40	ns
Delay time from $\overline{\text{HLDRQ}}\uparrow$ to $\overline{\text{HLDAK}}\uparrow$	tdhqha2	<82>		0.5T	1.5T + 40	ns

**Remarks 1.** T = 1/fcpu (fcpu: CPU operating clock frequency)

2. n: Number of wait clocks inserted in the bus cycle

The sampling timing changes when a programmable wait is inserted.

3. The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{CL} = 50 \text{ pF}) (2/2)$ 

Parameter	Symbol		Conditions	MIN.	MAX.	Unit
HLDRQ high-level width	twнqн	<78>		T + 10		ns
HLDAK low-level width	twhal	<79>		T – 15		ns
Delay time from HLDAK↑ to bus output	<b>t</b> dhac	<80>		-80		ns
Delay time from $\overline{\text{HLDRQ}}\downarrow$ to $\overline{\text{HLDAK}}\downarrow$	tdhqha1	<81>			(2n + 7.5)T + 70	ns
Delay time from HLDRQ↑ to HLDAK↑	tdhqha2	<82>		0.5T	1.5T + 70	ns


**Remarks 1.** T = 1/fcPU (fcPU: CPU operating clock frequency)

2. n: Number of wait clocks inserted in the bus cycle

The sampling timing changes when a programmable wait is inserted.

3. The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.

# Bus Hold (CLKOUT Asynchronous)



#### (b) CLKOUT synchronous

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 4.0 \text{ to } 5.5 \text{ V}, 4.0 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 4.0 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{CL} = 50 \text{ pF}) (1/2)$ 

Parameter	Symbol		Conditions	MIN.	MAX.	Unit
$\overline{HLDRQ}$ setup time (to CLKOUT $\downarrow$ )	tsнак <83>			15		ns
HLDRQ hold time (from CLKOUT↓)	tнкна	<84>		0		ns
Delay time from CLKOUT↑ to bus float	<b>t</b> dkf	<85>			20	ns
Delay time from CLKOUT↑ to HLDAK	<b>t</b> dkha	<86>			20	ns


**Remark** The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{CL} = 50 \text{ pF}) (2/2)$ 

Parameter	Symbol		Conditions	MIN.	MAX.	Unit
$\overline{HLDRQ}$ setup time (to CLKOUT $\downarrow$ )	tsнак	<83>		25		ns
HLDRQ hold time (from CLKOUT↓)	tнкнq	<84>		0		ns
Delay time from CLKOUT↑ to bus float	<b>t</b> dkf	<85>			40	ns
Delay time from CLKOUT↑ to HLDAK	<b>t</b> dkha	<86>			40	ns

**Remark** The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.

# Bus Hold (CLKOUT Synchronous)



### **Basic Operation**

#### (1) Reset/external interrupt timing

# $(T_{A} = -40 \text{ to } +85^{\circ}\text{C}, \text{V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{CL} = 50 \text{ pF})$


Parameter	Sym	nbol		Conditions	MIN.	MAX.	Unit
RESET low-level width	twrsL1	<87>	Reset	in power-on status	2		μs
	twrsl2	<88>	Power	-on-reset when REGC = VDD	2		μs
			Note	<b>Note</b> tv <sub>R</sub> > 150 μs			μs
				tvr ≤ 150 <i>μ</i> s	40		μs
NMI high-level width	twnih	<89>	Analog	noise elimination	1		μs
NMI low-level width	twnil	<90>	Analog	noise elimination	1		μs
INTPn high-level width	twiтн	<91>	n = 0 te	o 6 (analog noise elimination)	600		ns
INTPn low-level width	twi⊤∟	<92>	n = 0 t	o 6 (analog noise elimination)	600		ns

Note Power-on-reset when REGC = Capacity

Remarks 1. tvr: Time required for VDD to reach 0 V to 4.0 V (= operation lower-limit voltage)

**2.** The above specification shows the pulse width that is accurately detected as a valid edge. If a pulse narrower than the above specification is input, therefore, it may also be detected as a valid edge.

#### **Reset/Interrupt**



# **Timer Timing**

 $(T_{A} = -40 \text{ to } +85^{\circ}\text{C}, \text{V}_{DD} = \text{EV}_{DD} = \text{AV}_{\text{REF0}} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \leq \text{BV}_{DD} \leq \text{V}_{DD}, 2.7 \text{ V} \leq \text{AV}_{\text{REF1}} \leq \text{V}_{DD}, \text{Vss} = \text{EV}_{\text{SS}} = \text{BV}_{\text{SS}} = \text{AV}_{\text{SS}} = 0 \text{ V}, \text{CL} = 50 \text{ pF})$ 

Parameter	Syn	nbol	Conditions	MIN.	MAX.	Unit
TIOn high-level width	tтюн	<93>	REGC = V <sub>DD</sub> = 4.0 to 5.5 V	2T <sub>smp0</sub> + 100 <sup>Note 1</sup>		ns
			$\begin{aligned} \text{REGC} &= \text{Capacity}, \text{V}_{\text{DD}} = 4.0 \text{ to } 5.5 \text{ V}, \\ \text{REGC} &= \text{V}_{\text{DD}} = 2.7 \text{ to } 5.5 \text{ V} \end{aligned}$	2T <sub>smp0</sub> + 200 <sup>Note 1</sup>		ns
TI0n low-level width	t⊤io∟	<94>	REGC = $V_{DD}$ = 4.0 to 5.5 V	2T <sub>smp0</sub> + 100 <sup>Note 1</sup>		ns
			$\begin{aligned} \text{REGC} &= \text{Capacity, V}_{\text{DD}} = 4.0 \text{ to } 5.5 \text{ V}, \\ \text{REGC} &= \text{V}_{\text{DD}} = 2.7 \text{ to } 5.5 \text{ V} \end{aligned}$	2T <sub>smp0</sub> + 200 <sup>Note 1</sup>		ns
TI5m high-level width	tтіsн	<95>	REGC = V <sub>DD</sub> = 4.0 to 5.5 V	50		ns
			$\begin{aligned} \text{REGC} &= \text{Capacity, V}_{\text{DD}} = 4.0 \text{ to } 5.5 \text{ V}, \\ \text{REGC} &= \text{V}_{\text{DD}} = 2.7 \text{ to } 5.5 \text{ V} \end{aligned}$	100		ns
TI5m low-level width	tti5L	<96>	$REGC = V_{DD} = 4.0 \text{ to } 5.5 \text{ V}$	50		ns
			$\begin{aligned} \text{REGC} &= \text{Capacity, V}_{\text{DD}} = 4.0 \text{ to } 5.5 \text{ V}, \\ \text{REGC} &= \text{V}_{\text{DD}} = 2.7 \text{ to } 5.5 \text{ V} \end{aligned}$	100		ns
TIP0m high-level width	tтірн	<97>	REGC = V <sub>DD</sub> = 4.0 to 5.5 V	$np \times T_{smpp} + 100^{\text{Note 2}}$		ns
			$\begin{aligned} \text{REGC} &= \text{Capacity, V}_{\text{DD}} = 4.0 \text{ to } 5.5 \text{ V}, \\ \text{REGC} &= \text{V}_{\text{DD}} = 2.7 \text{ to } 5.5 \text{ V} \end{aligned}$	$np \times T_{\text{smpp}} + 200^{\text{Note 2}}$		ns
TIP0m low-level width	<b>t</b> TIPL	<98>	REGC = V <sub>DD</sub> = 4.0 to 5.5 V	$np \times T_{\text{smpp}} + 100^{\text{Note 2}}$		ns
			$\label{eq:REGC} \begin{split} \text{REGC} &= \text{Capacity}, \ \text{V}_{\text{DD}} = 4.0 \ \text{to} \ 5.5 \ \text{V}, \\ \text{REGC} &= \text{V}_{\text{DD}} = 2.7 \ \text{to} \ 5.5 \ \text{V} \end{split}$	$np \times T_{\text{smpp}} + 200^{\text{Note 2}}$		ns

Notes 1. T<sub>smp0</sub>: Timer 0 count clock cycle

However,  $T_{smp0} = 4/f_{XX}$  when TIOn is used as an external clock.


 T<sub>smpp</sub>: Digital noise elimination sampling clock cycle of TIP0m pin If TIP00 is used as an external event count input or an external trigger input, however, T<sub>smpp</sub> = 0 (digital noise is not eliminated).

**Remarks 1.** n = 00, 01, 10, 11, 20, 21, 30, 31

m = 0, 1

**2.** The above specification shows the pulse width that is accurately detected as a valid edge. If a pulse narrower than the above specification is input, therefore, it may also be detected as a valid edge.

# **Timer Input Timing**



## UART Timing

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{CL} = 50 \text{ pF}$ 

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
Transmit rate				312.5	kbps
ASCK0 frequency		REGC = V <sub>DD</sub> = 4.0 to 5.5 V		12	MHz
		$\begin{aligned} \text{REGC} &= \text{Capacity}, \text{V}_{\text{DD}} = 4.0 \text{ to } 5.5 \text{ V}, \\ \text{REGC} &= \text{V}_{\text{DD}} = 2.7 \text{ to } 5.5 \text{ V} \end{aligned}$		6	MHz

# **CSI0** Timing

## (1) Master mode

# $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{CL} = 50 \text{ pF}$

Parameter	Sym	bol	Conditions	MIN.	MAX.	Unit
SCK0n cycle time	tkcy1	<99>	REGC = $V_{DD}$ = 4.0 to 5.5 V	200		ns
			$\label{eq:REGC} \begin{split} \text{REGC} &= \text{Capacity}, \ \text{V}_{\text{DD}} = 4.0 \ \text{to} \ 5.5 \ \text{V}, \\ \text{REGC} &= \text{V}_{\text{DD}} = 2.7 \ \text{to} \ 5.5 \ \text{V} \end{split}$	400		ns
SCK0n high-/low-level width	tкн1, tк∟1	<100>		tkcy1/2-30		ns
SI0n setup time (to SCK0n)	tsik1	<101>	REGC = V <sub>DD</sub> = 4.0 to 5.5 V	30		ns
			$\label{eq:REGC} \begin{split} REGC &= Capacity,  V_{DD} = 4.0 \text{ to } 5.5 \text{ V}, \\ REGC &= V_{DD} = 2.7 \text{ to } 5.5 \text{ V} \end{split}$	50		ns
SI0n hold time (from SCK0n)	tksi1	<102>	REGC = V <sub>DD</sub> = 5 V ±10%	30		ns
			$\begin{aligned} \text{REGC} &= \text{Capacity}, \text{V}_{\text{DD}} = 4.0 \text{ to } 5.5 \text{ V}, \\ \text{REGC} &= \text{V}_{\text{DD}} = 2.7 \text{ to } 5.5 \text{ V} \end{aligned}$	50		ns
Delay time from SCK0n to SO0n	tkso1	<103>	REGC = $V_{DD}$ = 4.0 to 5.5 V		30	ns
output			$\label{eq:REGC} \begin{split} \text{REGC} &= \text{Capacity},  \text{V}_{\text{DD}} = 4.0 \text{ to } 5.5 \text{ V}, \\ \text{REGC} &= \text{V}_{\text{DD}} = 2.7 \text{ to } 5.5 \text{ V} \end{split}$		60	ns


**Remark** n = 0, 1

### (2) Slave mode

# $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{CL} = 50 \text{ pF}$

Parameter	Sym	bol	Conditions	MIN.	MAX.	Unit
SCK0n cycle time	<b>t</b> ксү2	<99>	REGC = V <sub>DD</sub> = 4.0 to 5.5 V	200		ns
			$\label{eq:REGC} \begin{split} \text{REGC} &= \text{Capacity},  \text{V}_{\text{DD}} = 4.0 \text{ to } 5.5 \text{ V}, \\ \text{REGC} &= \text{V}_{\text{DD}} = 2.7 \text{ to } 5.5 \text{ V} \end{split}$	400		ns
SCK0n high-/low-level width	tкн2, tкL2	<100>	REGC = V <sub>DD</sub> = 4.0 to 5.5 V	45		ns
			$\label{eq:REGC} \begin{split} \text{REGC} &= \text{Capacity},  \text{V}_{\text{DD}} = 4.0 \text{ to } 5.5 \text{ V}, \\ \text{REGC} &= \text{V}_{\text{DD}} = 2.7 \text{ to } 5.5 \text{ V} \end{split}$	90		ns
SI0n setup time (to SCK0n)	tsik2	<101>	REGC = $V_{DD}$ = 4.0 to 5.5 V	30		ns
			$\begin{split} \text{REGC} &= \text{Capacity}, \text{V}_{\text{DD}} = 4.0 \text{ to } 5.5 \text{ V}, \\ \text{REGC} &= \text{V}_{\text{DD}} = 2.7 \text{ to } 5.5 \text{ V} \end{split}$	60		ns
SI0n hold time (from SCK0n)	tksi2	<102>	REGC = $V_{DD}$ = 4.0 to 5.5 V	30		ns
			$\label{eq:REGC} \begin{array}{l} REGC = Capacity, \ V_{DD} = 4.0 \ \text{to} \ 5.5 \ V, \\ REGC = V_{DD} = 2.7 \ \text{to} \ 5.5 \ V \end{array}$	60		ns
Delay time from SCK0n to SO0n	tkso2	<103>	REGC = V <sub>DD</sub> = 4.0 to 5.5 V		50	ns
output			$\label{eq:REGC} \begin{split} \text{REGC} &= \text{Capacity},  \text{V}_{\text{DD}} = 4.0 \text{ to } 5.5 \text{ V}, \\ \text{REGC} &= \text{V}_{\text{DD}} = 2.7 \text{ to } 5.5 \text{ V} \end{split}$		100	ns

**Remark** n = 0, 1



# **CSIA** Timing

### (1) Master mode

# $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{CL} = 50 \text{ pF}$

Parameter	Sym	nbol	Conditions	MIN.	MAX.	Unit
SCKAn cycle time	tксүз	<99>	REGC = $V_{DD}$ = 4.0 to 5.5 V	500		ns
			REGC = Capacity, $V_{DD}$ = 4.0 to 5.5 V, REGC = $V_{DD}$ = 2.7 to 5.5 V	1000		ns
SCKAn high-/low-level width	tкнз, tк∟з	<100>		tксүз/2 — 30		ns
SIAn setup time (to SCKAn↑)	tsıкз	<101>	$REGC = V_{DD} = 4.0 \text{ to } 5.5 \text{ V}$	30		ns
			REGC = Capacity, $V_{DD}$ = 4.0 to 5.5 V, REGC = $V_{DD}$ = 2.7 to 5.5 V	60		ns
SIAn hold time (from $\overline{\text{SCKAn}}$ )	tหรเช	<102>	$REGC = V_{DD} = 4.0 \text{ to } 5.5 \text{ V}$	30		ns
			$\begin{aligned} \text{REGC} &= \text{Capacity, V}_{\text{DD}} = 4.0 \text{ to } 5.5 \text{ V,} \\ \text{REGC} &= \text{V}_{\text{DD}} = 2.7 \text{ to } 5.5 \text{ V} \end{aligned}$	60		ns
Delay time from $\overline{\operatorname{SCKAn}}\downarrow$ to SOAn	tкsoз	<103>	REGC = $V_{DD}$ = 4.0 to 5.5 V		30	ns
output			$\begin{aligned} \text{REGC} &= \text{Capacity, V}_{\text{DD}} = 4.0 \text{ to } 5.5 \text{ V,} \\ \text{REGC} &= \text{V}_{\text{DD}} = 2.7 \text{ to } 5.5 \text{ V} \end{aligned}$		60	ns

**Remark** n = 0, 1

# (2) Slave mode


# $(T_{A} = -40 \text{ to } +85^{\circ}\text{C}, \text{ V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \leq \text{BV}_{DD} \leq \text{V}_{DD}, 2.7 \text{ V} \leq \text{AV}_{REF1} \leq \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{CL} = 50 \text{ pF}$

Parameter	Sym	npol	Conditions	MIN.	MAX.	Unit
SCKAn cycle time	tkCY4	<99>	REGC = $V_{DD}$ = 4.0 to 5.5 V	840		ns
			$\begin{aligned} \text{REGC} &= \text{Capacity}, \text{V}_{\text{DD}} = 4.0 \text{ to } 5.5 \text{ V}, \\ \text{REGC} &= \text{V}_{\text{DD}} = 2.7 \text{ to } 5.5 \text{ V} \end{aligned}$	1700		ns
SCKAn high-/low-level width	tkh4, tkl4	<100>		tkcy4/2 - 30		ns
SIAn setup time (to SCKAn↑)	tsiĸ4	<101>	$REGC = V_{DD} = 4.0 \text{ to } 5.5 \text{ V}$	50		ns
			$\begin{aligned} \text{REGC} &= \text{Capacity, V}_{\text{DD}} = 4.0 \text{ to } 5.5 \text{ V,} \\ \text{REGC} &= \text{V}_{\text{DD}} = 2.7 \text{ to } 5.5 \text{ V} \end{aligned}$	100		ns
SIAn hold time (from $\overline{\text{SCKAn}}$ )	tksi4	<102>	REGC = V <sub>DD</sub> = 4.0 to 5.5 V	tcv×2+15 <sup>Note</sup>		ns
			$\begin{aligned} \text{REGC} &= \text{Capacity}, \text{V}_{\text{DD}} = 4.0 \text{ to } 5.5 \text{ V}, \\ \text{REGC} &= \text{V}_{\text{DD}} = 2.7 \text{ to } 5.5 \text{ V} \end{aligned}$	tcy×2+30 <sup>Note</sup>		ns
Delay time from $\overline{SCKAn}\downarrow$ to $SOAn$	tkso4	<103>	REGC = V <sub>DD</sub> = 4.0 to 5.5 V		$t_{CY}  imes 2 + 30^{Note}$	ns
output			$\label{eq:REGC} \begin{split} \text{REGC} &= \text{Capacity},  \text{V}_{\text{DD}} = 4.0 \text{ to } 5.5 \text{ V}, \\ \text{REGC} &= \text{V}_{\text{DD}} = 2.7 \text{ to } 5.5 \text{ V} \end{split}$		$t_{CY} \times 2 + 60^{Note}$	ns

Note tcy: Internal clock output cycle

fxx (CSISn.CKSAn1, CSISn.CKSAn0 bits = 00), fxx/2 (CKSAn1, CKSAn0 bits = 01) fxx/2<sup>2</sup> (CKSAn1, CKSAn0 bits = 10), fxx/2<sup>3</sup> (CKSAn1, CKSAn0 bits = 11)

**Remark** n = 0, 1




### I<sup>2</sup>C Bus Mode (Y Products (Products with On-Chip I<sup>2</sup>C) Only)

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ V}_{DD} = \text{EV}_{DD} = \text{AV}_{\text{REF0}} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{\text{REF1}} \le \text{V}_{DD}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS}} = 10^{\circ}\text{C}, \text{V}_{\text{SS}} = 1$
BVss = AVss = 0 V, CL = 50 pF)

Pa	rameter	Sym	nbol	Norma	al Mode	High-Spe	ed Mode	Unit
				MIN.	MAX.	MIN.	MAX.	
SCL0 clock free	quency	fськ		0	100	0	400	kHz
Bus free time (Between start	and stop conditions)	<b>t</b> BUF	<104>	4.7	-	1.3	-	μs
Hold time <sup>Note 1</sup>		thd:sta	<105>	4.0	-	0.6	_	μs
SCL0 clock low	-level width	t∟ow	<106>	4.7	-	1.3	-	μs
SCL0 clock hig	h-level width	tніgн	<107>	4.0	_	0.6	-	μs
Setup time for s conditions	start/restart	tsu:sta	<108>	4.7	-	0.6	-	μs
Data hold time	CBUS compatible master	thd:dat	<109>	5.0	-	-	_	μs
	I <sup>2</sup> C mode			0 <sup>Note 2</sup>	-	0 <sup>Note 2</sup>	0.9 <sup>Note 3</sup>	μs
Data setup time	9	tsu:dat	<110>	250	-	100 <sup>Note 4</sup>	-	ns
SDA0 and SCL	0 signal rise time	t₽	<111>	-	1000	20 + 0.1Cb <sup>Note 5</sup>	300	ns
SDA0 and SCL	0 signal fall time	t⊧	<112>	-	300	20 + 0.1Cb <sup>Note 5</sup>	300	ns
Stop condition	setup time	tsu:sto	<113>	4.0	-	0.6	-	μs
Pulse width of s input filter	spike suppressed by	tsp	<114>	-	-	0	50	ns
Capacitance lo	ad of each bus line	Cb		-	400	-	400	pF

**Notes 1.** At the start condition, the first clock pulse is generated after the hold time.

- 2. The system requires a minimum of 300 ns hold time internally for the SDA0 signal (at VIHmin. of SCL0 signal) in order to occupy the undefined area at the falling edge of SCL0.
- **3.** If the system does not extend the SCL0 signal low hold time (tLow), only the maximum data hold time (tHD:DAT) needs to be satisfied.
- **4.** The high-speed mode l<sup>2</sup>C bus can be used in the normal-mode l<sup>2</sup>C bus system. In this case, set the high-speed mode l<sup>2</sup>C bus so that it meets the following conditions.
  - If the system does not extend the SCL0 signal's low state hold time: tsu:DAT  $\geq 250~\text{ns}$
  - If the system extends the SCL0 signal's low state hold time: Transmit the following data bit to the SDA0 line prior to the SCL0 line release (t<sub>Rmax.</sub> + t<sub>SU:DAT</sub> = 1000 + 250 = 1250 ns: Normal mode l<sup>2</sup>C bus specification).
- 5. Cb: Total capacitance of one bus line (unit: pF)



I<sup>2</sup>C Bus Mode (Y Products (Products with On-Chip I<sup>2</sup>C) Only)

# A/D Converter

 $(T_{A} = -40 \text{ to } +85^{\circ}\text{C}, \text{V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V})$ 

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution			10	10	10	bit
Overall error <sup>Note 1</sup>	AINL	$4.0 \leq AV_{\text{REF0}} \leq 5.5 \text{ V}$		±0.2	±0.4	%FSR
		$2.7 \leq AV_{\text{REF0}} \leq 4.0 \text{ V}$		±0.3	±0.6	%FSR
Conversion time	<b>t</b> CONV	$4.0 \leq AV_{\text{REF0}} \leq 5.5 \text{ V}$	14		100	μs
		$2.7 \leq AV_{\text{REF0}} \leq 4.0 \text{ V}$	17		100	μs
Zero-scale error <sup>Note 1</sup>	Ezs	$4.0 \leq AV_{\text{REF0}} \leq 5.5 \text{ V}$			±0.4	%FSR
		$2.7 \leq AV_{\text{REF0}} \leq 4.0 \text{ V}$			±0.6	%FSR
Full-scale error <sup>Note 1</sup>	Efs	$4.0 \leq AV_{\text{REF0}} \leq 5.5 \text{ V}$			±0.4	%FSR
		$2.7 \leq AV_{\text{REF0}} \leq 4.0 \text{ V}$			±0.6	%FSR
Non-linearity error <sup>Note 2</sup>	ILE	$4.0 \leq AV_{\text{REF0}} \leq 5.5 \text{ V}$			±2.5	LSB
		$2.7 \leq AV_{\text{REF0}} \leq 4.0 \text{ V}$			±4.5	LSB
Differential linearity	DLE	$4.0 \leq AV_{\text{REF0}} \leq 5.5 \text{ V}$			±1.5	LSB
error <sup>Note 2</sup>		$2.7 \leq AV_{\text{REF0}} \leq 4.0 \text{ V}$			±2.0	LSB
Analog input voltage	VIAN		0		AV <sub>REF0</sub>	V
AVREF0 current	<b>IA</b> REF0	When using A/D converter		1.3	2.5	mA
		When not using A/D converter		1.0	T.B.D.	μA

**Notes 1.** Excluding quantization error (±0.05 %FSR).

2. Excluding quantization error (±0.5 LSB).

Remark LSB: Least Significant Bit

FSR: Full Scale Range

#### **D/A Converter**

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V})$ 

Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
Resolution						8	bit
Overall error <sup>Notes 1, 2</sup>		Load condition = 2 M $\Omega$				1.2	%FSR
		Load condition	$on = 4 M\Omega$			0.8	%FSR
		Load condition	on = 10 MΩ			0.6	%FSR
Settling time <sup>Note 2</sup>		C = 30 pF	V <sub>DD</sub> = 4.5 to 5.5 V			10	μs
			V <sub>DD</sub> = 2.7 to 4.5 V			15	μs
Output resistance <sup>Note 3</sup>	Ro	Output data:	DACSn register = 55H		8		kΩ
AVREF1 current <sup>Note 4</sup>	IAV <sub>REF1</sub>	During D/A c	onversion		1.5	3.0	mA
		When D/A co	onversion stopped		1.0	10	μA

**Notes 1.** Excluding quantization error (±0.2 %FSR).

2. R is the D/A converter output pin load resistance, and C is the D/A converter output pin load capacitance.

3. Value of 1 channel of D/A converter

4. Value of 2 channels of D/A converter

**Remark** n = 0, 1

### **Flash Memory Programming Characteristics**

 $(T_{A} = -10 \text{ to } +65^{\circ}\text{C}, \text{ V}_{DD} = \text{EV}_{DD} = \text{AV}_{\text{REF0}} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{\text{REF1}} \le \text{V}_{DD}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS}} = \text{BV}_{\text{SS}} = \text{AV}_{\text{SS}} = 0 \text{ V}, \text{ C}_{\text{L}} = 50 \text{ pF}$ 

#### (1) Basic characteristics

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Programming operation		REGC = V <sub>DD</sub> = 4.5 to 5.5 V	2		20	MHz
frequency		REGC = V <sub>DD</sub> = 4.0 to 5.5 V	2		16	MHz
		REGC = Capacity, V <sub>DD</sub> = 4.0 to 5.5 V	2		8 <sup>Note 1</sup>	MHz
		REGC = V <sub>DD</sub> = 2.7 to 5.5 V	2		8 <sup>Note 1</sup>	MHz
Supply voltage	VDD		2.7		5.5	V
Overall erase time	tera			T.B.D.		s
Write time	twrw			T.B.D.		s
Number of rewrites	CERWR	Note 2		100		Times

**Notes 1.** These values may change after evaluation.

Example (P: Write, E: Erase)


Shipped product  $\longrightarrow P \rightarrow E \rightarrow P \rightarrow E \rightarrow P$ : 3 rewrites Shipped product  $\rightarrow E \rightarrow P \rightarrow E \rightarrow P \rightarrow E \rightarrow P$ : 3 rewrites

<sup>2.</sup> When writing initially to shipped products, it is counted as one rewrite for both "erase to write" and "write only".

# (2) Serial write operation characteristics

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Setup time from $V_{\text{DD}}\uparrow$ to FLMD0 $\uparrow$	<b>t</b> DP		T.B.D.			μs
Release time from FLMD0 $\uparrow$ to $\overline{\text{RESET}}\uparrow$	<b>t</b> PR		T.B.D.			μs
Start time from RESET↑ to FLMD0 pulse input	<b>t</b> RP		T.B.D.			μs
End time from RESET to FLMD0 pulse input	<b>t</b> pre				T.B.D.	ms
FLMD0 pulse high-/low-level width	t₽w		T.B.D.		T.B.D.	μs
Input time from RESET <sup>↑</sup> to 1st low data	<b>t</b> R1	When UART communication is selected	T.B.D.			s
Input time from 1st low data input to 2nd low data	t12	When UART communication is selected	T.B.D.			S
Input time from 2nd low data input to reset command	<b>t</b> 2C	When UART communication is selected	T.B.D.			s
Low data input width	t∟1/t∟2	When UART communication is selected		9600		bps
Input time from RESET↑ to reset command	trc	When CSI or CSI-HS communication is selected	T.B.D.			S

# Flash Write Mode Setting Timing



# CHAPTER 29 ELECTRICAL SPECIFICATIONS (STANDARD PRODUCTS (MASK ROM VERSION OF 128 KB OR LESS AND TWO-POWER FLASH MEMORY VERSION), (A) GRADE PRODUCTS)

Standard products are as follows.

μPD703212, 703212Y, 703213, 703213Y, 703214, 703214Y, 70F3214, 70F3214Y

(A) grade products are as follows.

µPD703212(A), 703212Y(A), 703213(A), 703213Y(A), 703214(A), 703214Y(A), 70F3214(A), 70F3214Y(A)

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage	VDD	$V_{DD} = EV_{DD} = AV_{REF0}$	-0.3 to +6.5	V
	VPP	Flash memory version, Note 1	-0.3 to +10.5	V
	BVDD	$BV_{DD} \leq V_{DD}$	-0.3 to V <sub>DD</sub> + 0.3 <sup>Note 2</sup>	V
	EVDD	$V_{DD} = EV_{DD} = AV_{REF0}$	–0.3 to +6.5	V
	AV <sub>REF0</sub>	VDD = EVDD = AVREF0	-0.3 to +6.5	V
	AV <sub>REF1</sub>	AV <sub>REF1</sub> ≤ V <sub>DD</sub> (D/A output mode) AV <sub>REF1</sub> = AV <sub>REF0</sub> = V <sub>DD</sub> (port mode)	-0.3 to V <sub>DD</sub> + 0.3 <sup>Note 2</sup>	V
	Vss	Vss = EVss = BVss = AVss	-0.3 to +0.3	V
	AVss	Vss = EVss = BVss = AVss	-0.3 to +0.3	V
	BVss	Vss = EVss = BVss = AVss	-0.3 to +0.3	V
	EVss	Vss = EVss = BVss = AVss	-0.3 to +0.3	V
Input voltage	VII	P00 to P06, P30 to P35, P38, P39, P40 to P42, P50 to P55, P90 to P915, RESET	-0.3 to EV <sub>DD</sub> + 0.3 <sup>Note 2</sup>	V
	Vı2	PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6, PDL0 to PDL15, PDH0 to PDH5	-0.3 to BV <sub>DD</sub> + 0.3 <sup>Note 2</sup>	V
	Vıз	P10, P11	-0.3 to AV <sub>REF1</sub> + 0.3 <sup>Note 2</sup>	V
	V <sub>I4</sub>	P36, P37	-0.3 to +13 <sup>Note 3</sup>	V
	V <sub>15</sub>	X1, X2, XT1, XT2	-0.3 to V <sub>DD</sub> + 0.3 <sup>Note 2</sup>	V
Analog input voltage	VIAN	P70 to P77	-0.3 to AVREF0 + 0.3 <sup>Note 2</sup>	V


#### Absolute Maximum Ratings (T<sub>A</sub> = 25°C) (1/2)

- **Notes 1.** Make sure that the following conditions of the VPP voltage application timing are satisfied when the flash memory is written.
  - When supply voltage rises

VPP must exceed VDD 15  $\mu$ s or more after VDD has reached the lower-limit value (2.7 V) of the operating voltage range (see a in the figure below).

• When supply voltage drops

VDD must be lowered 10  $\mu$ s or more after VPP falls below the lower-limit value (2.7 V) of the operating voltage range of VDD (see b in the figure below).



- 2. Be sure not to exceed the absolute maximum ratings (MAX. value) of each supply voltage.
- 3. When an on-chip pull-up resistor is not specified by a mask option. The same as V<sub>11</sub> when a pull-up resistor is specified.

Parameter	Symbol	Conditions		Ratings	Unit
Output current, low	Iol	P00 to P06, P10, P11, P30 to P35, P40 to P42, P50 to P55, P90 to P915, PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6, PDL0 to PDL15, PDH0 to PDH5	Per pin	20	mA
		P36 to P39		30	mA
		P00 to P06, P30 to P39, P40 to P42	Total of all	35	mA
		P50 to P55, P90 to P915	pins: 70 mA	35	mA
		PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6	Total of all pins:	35	mA
		PDL0 to PDL15, PDH0 to PDH5	70 mA	35	mA
Output current, high	Іон	Per pin		-10	mA
		P00 to P06, P30 to P35, P40 to P42	Total of all	-30	mA
		P50 to P55, P90 to P915	pins: –60 mA	-30	mA
		PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6	Total of all pins:	-30	mA
		PDL0 to PDL15, PDH0 to PDH5	–60 mA	-30	mA
Operating ambient temperature	TA			-40 to +85	°C
Storage temperature	Tstg	Mask ROM version		-65 to +150	°C
		Flash memory version		-40 to +125	°C

#### Absolute Maximum Ratings $(T_A = 25^{\circ}C)$ (2/2)

Cautions 1. Do not directly connect the output (or I/O) pins of IC products to each other, or to VDD, VCC, and GND. Open-drain pins or open-collector pins, however, can be directly connected to each other. Direct connection of the output pins between an IC product and an external circuit is possible, if the output pins can be set to the high-impedance state and the output timing of the external circuit is designed to avoid output conflict.

2. Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded. The ratings and conditions indicated for DC characteristics and AC characteristics represent the quality assurance range during normal operation.

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Input capacitance	Cı	fx = 1 MHz	P70 to P77			15	pF
I/O capacitance	Сю	Unmeasured pins	Note			15	pF
		returned to 0 V	P36 to P39			20	pF

Note P00 to P06, P10, P11, P30 to P35, P40 to P42, P50 to P55, P90 to P915, PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6, PDL0 to PDL15, PDH0 to PDH5


Remark fx: Main clock oscillation frequency

# Operating Conditions (TA = -40 to +85°C, VDD = EVDD = AVREF0 = 2.7 to 5.5 V, 2.7 V $\leq$ BVDD $\leq$ VDD, 2.7 V $\leq$ AVREF1 $\leq$ VDD, VSS = EVSS = BVSS = AVSS = 0 V, CL = 50 pF)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Internal system clock frequency	fclк	$\label{eq:REGC} \begin{split} REGC &= V_{DD} = 5 \; V \; \pm 10\% \\ In \; PLL \; mode \; (fx = 2 \; to \; 5 \; MHz) \end{split}$	0.25		20	MHz
		REGC = Capacity, $V_{DD}$ = 4.0 to 5.5 V In PLL mode (fx = 2 to 4 MHz)	0.25		16	MHz
		REGC = V <sub>DD</sub> = 2.7 to 5.5 V	0.0625		10	MHz
		REGC = $V_{DD}$ = 2.7 to 5.5 V, operating with subclock		32.768		kHz

**Remark** fx: Main clock oscillation frequency

### Internal System Clock Frequency vs. Supply Voltage



# PLL Characteristics (T<sub>A</sub> = -40 to +85°C, V<sub>DD</sub> = 2.7 to 5.5 V, V<sub>SS</sub> = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input frequency	fx		2		5	MHz
Output frequency	fxx		8		20	MHz
Lock time	<b>t</b> PLL	After VDD reaches 2.7 V (MIN.)			200	μs

Resonator	Recommended Circuit	Parameter	Conditions	MIN.	TYP.	MAX.	Unit	
Ceramic resonator	X1 X2	Oscillation frequency (fx) <sup>Note 1</sup>		2		10	MHz	
		Oscillation stabilization time <sup>Note 2</sup>	After reset is released		2 <sup>15</sup> /fx		S	
			After STOP mode is released		Note 3		S	
Crystal resonator		Oscillation frequency (fx) <sup>Note 1</sup>		2		10	MHz	
			Oscillation stabilization time <sup>Note 2</sup>	After reset is released		2 <sup>15</sup> /fx		s
			After STOP mode is released		Note 3		S	
External clock	X1 X2 External clock	X1, X2 input frequency (fx)	REGC = V <sub>DD</sub> Duty = 50% ±5%	2		10	MHz	

Notes 1. Indicates only oscillator characteristics.


- 2. Time required to stabilize the resonator after reset or STOP mode is released.
- 3. The value differs depending on the OSTS register settings.
- Cautions 1. When using the main clock oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.
  - Keep the wiring length as short as possible.
  - Do not cross the wiring with the other signal lines.
  - Do not route the wiring near a signal line through which a high fluctuating current flows.
  - Always make the ground point of the oscillator capacitor the same potential as Vss.
  - Do not ground the capacitor to a ground pattern through which a high current flows.
  - Do not fetch signals from the oscillator.
  - 2. When the main clock is stopped and the device is operating on the subclock, wait until the oscillation stabilization time has been secured by the program before switching back to the main clock.

Manufacturer	Product Name	Туре	Oscillation Frequency	Recommended Circuit Constan			Oscillation Voltage Range		
			fxx (MHz)	C1 (pF)	C2 (pF)	Rd (kΩ)	MIN. (V)	MAX. (V)	
Murata Mfg.	CSTCC2M00G56-R0	SMD	2.000	47	47	0	2.7	5.5	
Co., Ltd.	CSTCC3M00G56-R0	SMD	3.000	47	47	0	2.7	5.5	
	CSTCR4M00G55-R0	SMD	4.000	39	39	0	2.7	5.5	
	CSTLS4M00G56-B0			47	47	0	2.7	5.5	
	CSTCR5M00G55-R0	SMD	5.000	39	39	0	2.7	5.5	
	CSTLS5M00G56-B0			47	47	0	2.7	5.5	
	CSTCE10M0G52-R0	SMD	10.000	10	10	0	2.7	5.5	
	CSTLS10M0G53-B0			15	15	0	2.7	5.5	
	CSTCC2M00G56A-R0	SMD	2.000	47	47	0	2.7	5.5	
	CSTCC3M00G56A-R0	SMD	3.000	47	47	0	2.7	5.5	
	CSTCR4M00G55A-R0	SMD	4.000	39	39	0	2.7	5.5	
	CSTCR5M00G55A-R0	SMD	5.000	39	39	0	2.7	5.5	
	CSTCE10M0G52A-R0	SMD	10.000	10	10	0	2.7	5.5	

### (i) Murata Manufacturing Co., Ltd.: Ceramic resonator (T<sub>A</sub> = -40 to +85°C)

Caution This oscillator constant is a reference value based on evaluation under a specific environment by the resonator manufacturer. If optimization of oscillator characteristics is necessary in the actual application, apply to the resonator manufacturer for evaluation on the implementation circuit. The oscillation voltage and oscillation frequency indicate only oscillator characteristics. Use the V850ES/KG1 so that the internal operating conditions are within the specifications of the DC and AC characteristics.

Resonator	Recommended Circuit	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
Crystal resonator		Oscillation frequency (fxT) <sup>Note 1</sup>		32	32.768	35	kHz
		Oscillation stabilization time <sup>Note 2</sup>			10		S
External clock	XT1 XT2	XT1 input frequency (fxr) <sup>Note 1</sup> Duty = 50% ±5%	REGC = VDD	32		35	kHz



- **Notes 1.** Indicates only oscillator characteristics.
  - **2.** Time required from when V<sub>DD</sub> reaches oscillation voltage range (2.7 V (MIN.)) to when the crystal resonator stabilizes.
- Cautions 1. When using the subclock oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.
  - Keep the wiring length as short as possible.
  - Do not cross the wiring with the other signal lines.
  - Do not route the wiring near a signal line through which a high fluctuating current flows.
  - Always make the ground point of the oscillator capacitor the same potential as Vss.
  - Do not ground the capacitor to a ground pattern through which a high current flows.
  - Do not fetch signals from the oscillator.
  - 2. The subclock oscillator is designed as a low-amplitude circuit for reducing power consumption, and is more prone to malfunction due to noise than the main clock oscillator. Particular care is therefore required with the wiring method when the subclock is used.

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}) (1/5)$ 

Parameter	Symbol	Conditi	ons	MAX.	Unit
Output current, high	Іон1	Per pin for P00 to P06, P10, F P42, P50 to P55, P90 to P915	, ,	-5.0	mA
		Total of P00 to P06, P30 to	EV <sub>DD</sub> = 4.0 to 5.5 V	-30	mA
		P35, P40 to P42	EV <sub>DD</sub> = 2.7 to 5.5 V	-15	mA
		Total of P50 to P55, P90 to	EV <sub>DD</sub> = 4.0 to 5.5 V	-30	mA
		P915	EV <sub>DD</sub> = 2.7 to 5.5 V	-15	mA
	Іон2	Per pin for PCM0 to PCM3, P0 PCT4, PCT6, PDH0 to PDH5,		-5.0	mA
		Total of PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6	BV <sub>DD</sub> = 4.0 to 5.5 V	-30	mA
			BV <sub>DD</sub> = 2.7 to 5.5 V	-15	mA
		Total of PDL0 to PDL15, PDH0 to PDH5	BV <sub>DD</sub> = 4.0 to 5.5 V	-30	mA
			BV <sub>DD</sub> = 2.7 to 5.5 V	-15	mA
Output current, low	Iol1	Per pin for P00 to P06, P10, F P42, P50 to P55, P90 to P915		10	mA
		Per pin for P36 to P39	EV <sub>DD</sub> = 4.0 to 5.5 V	15	mA
			EV <sub>DD</sub> = 2.7 to 5.5 V	8	mA
		Total of P00 to P06, P30 to P3	37, P40 to P42	30	mA
		Total of P38, P39, P50 to P55, P90 to P915		30	mA
	IOL2	Per pin for PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6, PDH0 to PDH5, PDL0 to PDL15		10	mA
		Total of PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6		30	mA
		Total of PDL0 to PDL15, PDH	0 to PDH5	30	mA

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}) (2/5)$ 

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input voltage, high	VIH1	Note 1	0.7EVDD		EVDD	V
	VIH2	Note 2	0.8EVDD		EVDD	V
	Vінз	Note 3	0.7BVDD		BVDD	V
	VIH4	P70 to P77	0.7AVREF0		AV <sub>REF0</sub>	V
	VIH5	P10, P11 <sup>Note 4</sup>	0.7AVREF1		AV <sub>REF1</sub>	V
	VIH6	P36, P37	0.7EVDD		12 <sup>Note 5</sup>	V
	VIH7	X1, X2, XT1, XT2	V <sub>DD</sub> - 0.5		VDD	V
Input voltage, low	VIL1	Note 1	EVss		0.3EV <sub>DD</sub>	V
	VIL2	Note 2	EVss		0.2EV <sub>DD</sub>	V
	VIL3	Note 3	BVss		0.3BVDD	V
	VIL4	P70 to P77	AVss		0.3AVREF0	V
	VIL5	P10, P11 <sup>Note 4</sup>	AVss		0.3AVREF1	V
	VIL6	P36, P37	EVss		0.3EV <sub>DD</sub>	V
	VIL7	X1, X2, XT1, XT2	Vss		0.4	V

Notes 1. P00, P01, P30, P41, P98, P911 and their alternate-function pins.

**2.** RESET, P02 to P06, P31 to P35, P38, P39, P40, P42, P50 to P55, P90 to P97, P99, P910, P912 to P915 and their alternate-function pins.

- **3.** PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6, PDL0 to PDL15, PDH0 to PDH5 and their alternate-function pins.
- 4. When used as port pins, set AVREF1 = AVREF0 = VDD.

5. When an on-chip pull-up resistor is not specified by a mask option. EVDD when a pull-up resistor is specified.

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}) (3/5)$ 

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output voltage, high	Vон1	Note 1	Iон = -2.0 mA, EV <sub>DD</sub> = 4.0 to 5.5 V	EV <sub>DD</sub> - 1.0		EVDD	V
		Note 2	Iон = -0.1 mA, EV <sub>DD</sub> = 2.7 to 5.5 V	EV <sub>DD</sub> - 0.5		EVDD	V
	V <sub>OH2</sub>	Note 3	Iон = -2.0 mA, BV <sub>DD</sub> = 4.0 to 5.5 V	BV <sub>DD</sub> - 1.0		BVDD	V
		Note 4	lон = -0.1 mA, BV <sub>DD</sub> = 2.7 to 5.5 V	BV <sub>DD</sub> - 0.5		BVdd	V
	Vонз	P10, P11 <sup>Note 5</sup>	Іон = –2.0 mA	AV <sub>REF1</sub> – 1.0		AV <sub>REF1</sub>	V
			Iон = -0.1 mA	AVREF1 - 0.5		AV <sub>REF1</sub>	V
Output voltage, low	Vol1	Note 6	IoL = 2.0 mA <sup>Note 7</sup>	0		0.8	V
	Vol2	Note 8	IoL = 2.0 mA <sup>Note 7</sup>	0		0.8	V
	Vol3	P10, P11 <sup>Note 5</sup>	lo∟ = 2 mA	0		0.8	V
	Vol4	P36 to P39	IoL = 15 mA, EVDD = 4.0 to 5.5 V	0		2.0	V
			IoL = 8 mA, EVDD = 3.0 to 5.5 V	0		1.0	V
			I <sub>OL</sub> = 5 mA, EV <sub>DD</sub> = 2.7 to 5.5 V	0		1.0	V
Input leakage current, high	Іцн	$V_{\text{IN}} = V_{\text{DD}}$				3.0	μA
Input leakage current, low	Ilil	VIN = 0 V				-3.0	μA
Output leakage current, high	Ігон	Vo = Vdd				3.0	μA
Output leakage current, low	ILOL	Vo = 0 V				-3.0	μA
Pull-up resistor	R∟	V <sub>IN</sub> = 0 V		10	30	100	kΩ

**Notes 1.** Total of P00 to P06, P30 to P35, P40 to P42 and their alternate-function pins:  $I_{OH} = -30$  mA, total of P50 to P55, P90 to P915 and their alternate-function pins:  $I_{OH} = -30$  mA.

- **2.** Total of P00 to P06, P30 to P35, P40 to P42 and their alternate-function pins:  $I_{OH} = -15 \text{ mA}$ , total of P50 to P55, P90 to P915 and their alternate-function pins:  $I_{OH} = -15 \text{ mA}$ .
- **3.** Total of PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6: I<sub>OH</sub> = -30 mA, total of PDH0 to PDH5, PDL0 to PDL15 and their alternate-function pins: I<sub>OH</sub> = -30 mA.
- 4. Total of PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6:  $I_{OH} = -15 \text{ mA}$ , total of PDH0 to PDH5, PDL0 to PDL15 and their alternate-function pins:  $I_{OH} = -15 \text{ mA}$ .
- 5. When used as port pins, set  $AV_{REF1} = AV_{REF0} = V_{DD}$ .
- 6. Total of P00 to P06, P30 to P37, P40 to P42 and their alternate-function pins:  $I_{OL} = 30$  mA, total of P38, P39, P50 to P55, P90 to P915 and their alternate-function pins:  $I_{OL} = 30$  mA.
- 7. Refer to IoL1 for IoL of P36 to P39.
- **8.** Total of PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6 and their alternate-function pins: IoL = 30 mA, total of PDH0 to PDH5, PDL0 to PDL15 and their alternate-function pins: IoL = 30 mA.

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{Vss} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}) (4/5)$ 

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Supply current <sup>Note</sup> (flash memory version)	loo1	Normal operation	fxx = 20 MHz (fx = 5 MHz) (in PLL mode) REGC = V <sub>DD</sub> = 5 V ±10%		43	60	mA
			fxx = 16 MHz (fx = 4 MHz) (in PLL mode) REGC = Capacity $V_{DD} = 5 V \pm 10\%$		27	40	mA
			fxx = 10 MHz (fx = 10 MHz) REGC = V <sub>DD</sub> = 3 V ±10%		14	29	mA
	IDD2	HALT mode	fxx = 20 MHz (fx = 5 MHz) (in PLL mode) REGC = V <sub>DD</sub> = 5 V ±10%		18	28	mA
			fxx = 16 MHz (fx = 4 MHz) (in PLL mode) REGC = Capacity $V_{DD} = 5 V \pm 10\%$		11	20	mA
			fxx = 10 MHz (fx = 10 MHz) REGC = V <sub>DD</sub> = 3 V ±10%		6	11	mA
	Іддз	IDLE mode	fx = 5 MHz (when PLL mode off) REGC = V <sub>DD</sub> = 5 V $\pm$ 10%		1200	2000	μA
			fx = 4 MHz (when PLL mode off) REGC = Capacity V <sub>DD</sub> = 5 V ±10%		900	1600	μA
			fx = 10 MHz (when PLL mode off) REGC = $V_{DD}$ = 3 V ±10%		900	1600	μA
	Idd4	Subclock operating mode	f <sub>xT</sub> = 32.768 kHz Main clock stopped		190	320	μA
	Idds	Subclock IDLE mode	$f_{xT} = 32.768 \text{ kHz}$ Main clock stopped, watch timer operating		15	60	μA
	Idd6	STOP mode	Subclock stopped (XT1 = Vss, when PSMR.XTSTP bit = 1)		0.1	30	μA

Note Total current of VDD, EVDD, and BVDD (all ports stopped). AVREFO is not included.

# Remark fxx: Main clock frequency

- fx: Main clock oscillation frequency
- fxT: Subclock frequency

#### **DC Characteristics**

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}) (5/5)$ 

Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
Supply current <sup>Note 1</sup> (mask ROM version)			fxx = 20 MHz (fx = 5 MHz) (in PLL mode) REGC = V <sub>DD</sub> = 5 V ±10%		30	45	mA
			fxx = 16 MHz (fx = 4 MHz) (in PLL mode) REGC = Capacity $V_{DD} = 5 V \pm 10\%$		18	30	mA
			fxx = 10 MHz (fx = 10 MHz) REGC = V <sub>DD</sub> = 3 V ±10%		9	18	mA
	IDD2	HALT mode	fxx = 20 MHz (fx = 5 MHz) (in PLL mode) REGC = V <sub>DD</sub> = 5 V ±10%		17	25	mA
			fxx = 16 MHz (fx = 4 MHz) (in PLL mode) REGC = Capacity $V_{DD} = 5 V \pm 10\%$		10	18	mA
			$f_{XX} = 10 \text{ MHz} (f_X = 10 \text{ MHz})$ $REGC = V_{DD} = 3 \text{ V} \pm 10\%$		5	10	mA
	Idd3	IDLE mode	$\label{eq:result} \begin{array}{l} fx = 5 \mbox{ MHz} \\ (\mbox{when PLL mode off}) \\ \mbox{REGC} = V_{DD} = 5 \mbox{ V} \pm 10\%^{\mbox{Note 2}} \end{array}$		900	1400	μA
			fx = 4 MHz (when PLL mode off) REGC = Capacity V <sub>DD</sub> = 5 V ±10%		600	1000	μA
			fx = 10 MHz (when PLL mode off) REGC = $V_{DD}$ = 3 V ±10%		600	1000	μA
	Idd4	Subclock operating mode	fxt = 32.768 kHz Main clock stopped		70	160	μA
	Idd5	Subclock IDLE mode	fxr = 32.768 kHz Main clock stopped, watch timer operating		15	60	μA
	Idd6	STOP mode	Subclock stopped (XT1 = V <sub>SS</sub> , when PSMR.XTSTP bit = 1)		0.1	30	μA

Notes 1. Total current of VDD, EVDD, and BVDD (all ports stopped). AVREFO is not included.

2. When the capacitance of the capacitor in the oscillator is 15 pF.


- Remark fxx: Main clock frequency
  - fx: Main clock oscillation frequency
  - fxT: Subclock frequency

#### **Data Retention Characteristics**

#### STOP Mode ( $T_A = -40$ to $+85^{\circ}C$ )


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention voltage	VDDDR	STOP mode	2.0		5.5	V
STOP release signal input time	<b>t</b> DREL		0			μs

# Caution Shifting to STOP mode and restoring from STOP mode must be performed within the rated operating range.




#### **AC Characteristics**


#### AC Test Input Measurement Points (VDD, AVREFO, EVDD, BVDD)



#### **AC Test Output Measurement Points**




#### Load Conditions



# $\label{eq:clkout} \begin{array}{l} \text{CLKOUT Output Timing} \\ (\text{T}_{\text{A}} = -40 \text{ to } +85^{\circ}\text{C}, \text{V}_{\text{DD}} = \text{EV}_{\text{DD}} = \text{AV}_{\text{REF0}} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \leq \text{BV}_{\text{DD}} \leq \text{V}_{\text{DD}}, 2.7 \text{ V} \leq \text{AV}_{\text{REF1}} \leq \text{V}_{\text{DD}}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS}} = \text{BV}_{\text{SS}} = \text{AV}_{\text{SS}} = 0 \text{ V}, \text{CL} = 50 \text{ pF} \end{array}$

Parameter	Symb	loc	Conditions	MIN.	MAX.	Unit
Output cycle	tсүк	<1>		50 ns	30.6 <i>µ</i> s	
High-level width	twкн	<2>	V <sub>DD</sub> = 4.0 to 5.5 V	tсүк/2 – 17		ns
			V <sub>DD</sub> = 2.7 to 5.5 V	tсүк/2 – 26		ns
Low-level width	twĸ∟	<3>	V <sub>DD</sub> = 4.0 to 5.5 V	tсүк/2 – 17		ns
			V <sub>DD</sub> = 2.7 to 5.5 V	tсук/2 – 26		ns
Rise time	tкв	<4>	V <sub>DD</sub> = 4.0 to 5.5 V		17	ns
			V <sub>DD</sub> = 2.7 to 5.5 V		26	ns
Fall time	tкғ	<5>	V <sub>DD</sub> = 4.0 to 5.5 V		17	ns
			V <sub>DD</sub> = 2.7 to 5.5 V		26	ns

#### **Clock Timing**



#### **Bus Timing**

#### (1) In multiplex bus mode

#### (a) Read/write cycle (CLKOUT asynchronous)

# $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 4.0 \text{ to } 5.5 \text{ V}, 4.0 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 4.0 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{CL} = 50 \text{ pF}) (1/2)$

Parameter	Symbo	I	Conditions	MIN.	MAX.	Unit
Address setup time (to ASTB $\downarrow$ )	<b>t</b> sast	<6>		(0.5 + tasw)T – 23		ns
Address hold time (from ASTB $\downarrow$ )	<b>t</b> HSTA	<7>		(0.5 + tasw)T – 15		ns
Delay time from $\overline{\mathrm{RD}}\downarrow$ to address float	<b>t</b> frda	<8>			16	ns
Data input setup time from address	<b>t</b> SAID	<9>			(2 + n + tasw + tahw)T - 40	ns
Data input setup time from $\overline{\mathrm{RD}} \downarrow$	tsrid	<10>			(1 + n + tasw + taнw)T – 25	ns
Delay time from ASTB $\downarrow$ to $\overline{\text{RD}}$ , $\overline{\text{WRm}}\downarrow$	<b>t</b> dstrdwr	<11>		(0.5 + tанw)T – 20		ns
Data input hold time (from $\overline{RD}$ )	thrdid	<12>		0		ns
Address output time from $\overline{RD}\uparrow$	<b>t</b> drda	<13>		(1 + i)T – 16		ns
Delay time from RD, WRm↑ to ASTB↑	<b>t</b> DRDWRST	<14>		0.5T – 10		ns
Delay time from $\overline{RD}$ to $ASTB\downarrow$	<b>t</b> DRDST	<15>		(1.5 + i + tasw)T - 10		ns
RD, WRm low-level width	twrdwrl	<16>		(1 + n)T – 10		ns
ASTB high-level width	twsтн	<17>		(1 + tasw)T – 25		ns
Data output time from $\overline{WRm}\downarrow$	towrod	<18>			20	ns
Data output setup time (to WRm <sup>↑</sup> )	tsodwr	<19>		(1 + n)T – 25		ns
Data output hold time (from WRm↑)	thwrod	<20>		T – 15		ns
WAIT setup time (to address)	tsawt1	<21>	n ≥ 1		(1.5 + tasw + tahw)T - 45	ns
	tsawt2	<22>			(1.5 + n + tasw + tahw)T – 45	ns
WAIT hold time (from address)	thawt1	<23>	n ≥ 1	(0.5 + n + tasw + tahw)T		ns
	thawt2	<24>		(1.5 + n + tasw + tahw)T		ns
WAIT setup time (to ASTB↓)	tsstwt1	<25>	n ≥ 1		(1 + tанw)T – 32	ns
	tsstwt2	<26>			(1 + n + tанw)T – 32	ns
WAIT hold time (from ASTB↓)	tHSTWT1	<27>	n ≥ 1	(n + tанw)T		ns
	tHSTWT2	<28>		(1 + n + tанw)Т		ns

Remarks 1. tasw: Number of address setup wait clocks

tanw: Number of address hold wait clocks

- 2. T = 1/fcpu (fcpu: CPU operating clock frequency)
- n: Number of wait clocks inserted in the bus cycle The sampling timing changes when a programmable wait is inserted.
- **4.** m = 0, 1
- 5. i: Number of idle states inserted after a read cycle (0 or 1)
- 6. The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.

Parameter	Symbo	bl	Conditions	MIN.	MAX.	Unit
Address setup time (to ASTB $\downarrow$ )	<b>t</b> sast	<6>		(0.5 + tasw)T - 42		ns
Address hold time (from ASTB $\downarrow$ )	<b>t</b> HSTA	<7>		(0.5 + tasw)T - 30		ns
Delay time from $\overline{\mathrm{RD}}\downarrow$ to address float	<b>t</b> frda	<8>			32	ns
Data input setup time from address	<b>t</b> SAID	<9>			(2 + n + tasw + tahw)T - 72	ns
Data input setup time from $\overline{\mathrm{RD}} \downarrow$	tsrid	<10>			(1 + n + tasw + taнw)T - 40	ns
Delay time from ASTB $\downarrow$ to $\overline{\text{RD}}, \overline{\text{WRm}}\downarrow$	<b>t</b> dstrdwr	<11>		(0.5 + tанw)T – 35		ns
Data input hold time (from $\overline{RD}$ )	thrdid	<12>		0		ns
Address output time from $\overline{\mathrm{RD}}\uparrow$	<b>t</b> drda	<13>		(1 + i)T – 32		ns
Delay time from RD, WRm↑ to ASTB↑	<b>t</b> DRDWRST	<14>		0.5T – 20		ns
Delay time from $\overline{RD}$ to $ASTB\downarrow$	<b>t</b> drdst	<15>		(1.5 + i + tasw)T – 20		ns
RD, WRm low-level width	twrdwrl	<16>		(1 + n)T – 20		ns
ASTB high-level width	twsтн	<17>		(1 + tasw)T – 50		ns
Data output time from $\overline{WRm}\downarrow$	<b>t</b> dwrod	<18>			35	ns
Data output setup time (to $\overline{\text{WRm}}$ )	tsodwr	<19>		(1 + n)T – 40		ns
Data output hold time (from $\overline{WRm}^{\uparrow}$ )	thwrod	<20>		T – 30		ns
WAIT setup time (to address)	tsawt1	<21>	n ≥ 1		(1.5 + tasw + tahw)T - 80	ns
	tsawt2	<22>			(1.5 + n + tasw + tahw)T - 80	ns
WAIT hold time (from address)	thawt1	<23>	n ≥ 1	(0.5 + n + tasw + taнw)Т		ns
	thawt2	<24>		(1.5 + n + tasw + taнw)T		ns
WAIT setup time (to ASTB↓)	tsstwt1	<25>	n ≥ 1		(1 + tанw)T – 60	ns
	tsstwt2	<26>			(1 + n + tанw)T – 60	ns
WAIT hold time (from ASTB↓)	tHSTWT1	<27>	n ≥ 1	(n + tанw)Т		ns
	tHSTWT2	<28>		(1 + n + tанw)Т		ns

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = 10^{\circ}\text{C}, \text{V}_{DD} = 1$
BVss = AVss = 0 V, CL = 50 pF) (2/2)

Caution Set the following in accordance with the usage conditions of the CPU operating clock frequency (k = 0, 1).

• 70 ns < 1/fcpu < 84 ns

Set an address setup wait (AWC.ASWk bit = 1).

• 62.5 ns < 1/fcpu < 70 ns

Set an address setup wait (ASWk bit = 1) and address hold wait (AWC.AHWk bit = 1).


Remarks 1. tasw: Number of address setup wait clocks

tahw: Number of address hold wait clocks


- **2.** T = 1/fcpu (fcpu: CPU operating clock frequency)
- 3. n: Number of wait clocks inserted in the bus cycle

The sampling timing changes when a programmable wait is inserted.

- **4.** m = 0, 1
- 5. i: Number of idle states inserted after a read cycle (0 or 1)
- 6. The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.



#### Read Cycle (CLKOUT Asynchronous): In Multiplex Bus Mode



#### Write Cycle (CLKOUT Asynchronous): In Multiplex Bus Mode

#### (b) Read/write cycle (CLKOUT synchronous): In multiplex bus mode

# $(T_A = -40 \text{ to } +85^{\circ}\text{C}, V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 4.0 \text{ to } 5.5 \text{ V}, 4.0 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 4.0 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{CL} = 50 \text{ pF}) (1/2)$

Parameter	Syml	bol	Conditions	MIN.	MAX.	Unit
Delay time from CLKOUT↑ to address	<b>t</b> dka	<29>		0	19	ns
Delay time from CLKOUT <sup>↑</sup> to address float	tғка	<30>		0	14	ns
Delay time from CLKOUT $\downarrow$ to ASTB	<b>t</b> DKST	<31>		0	23	ns
Delay time from CLKOUT↑ to RD, WRm	<b>t</b> dkrdwr	<32>		-22	0	ns
Data input setup time (to CLKOUT $\uparrow$ )	<b>t</b> sidk	<33>		15		ns
Data input hold time (from CLKOUT $\uparrow$ )	tнкір	<34>		0		ns
Data output delay time from CLKOUT↑	tокор	<35>			19	ns
$\overline{\text{WAIT}}$ setup time (to CLKOUT \downarrow)	tswтк	<36>		15		ns
$\overline{\text{WAIT}}$ hold time (from CLKOUT $\downarrow$ )	tнкwт	<37>		0		ns

Remarks 1. m = 0, 1


# $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{CL} = 50 \text{ pF}) (2/2)$

Parameter	Sym	bol	Conditions	MIN.	MAX.	Unit
Delay time from CLKOUT↑ to address	<b>t</b> dka	<29>		0	19	ns
Delay time from CLKOUT↑ to address	tғка	<30>		0	18	ns
float						
Delay time from CLKOUT $\downarrow$ to ASTB	<b>t</b> DKST	<31>		0	55	ns
Delay time from CLKOUT↑ to RD, WRm	<b>t</b> dkrdwr	<32>		-22	0	ns
Data input setup time (to CLKOUT↑)	tsidk	<33>		30		ns
Data input hold time (from CLKOUT <sup>↑</sup> )	tнкір	<34>		0		ns
Data output delay time from CLKOUT↑	<b>t</b> DKOD	<35>			19	ns
$\overline{\text{WAIT}}$ setup time (to CLKOUT $\downarrow$ )	tswтк	<36>		25		ns
$\overline{WAIT}$ hold time (from CLKOUT \downarrow)	tнкwт	<37>		0		ns


**Remarks 1.** m = 0, 1

2. The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.

<sup>2.</sup> The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.



#### Read Cycle (CLKOUT Synchronous): In Multiplex Bus Mode



#### Write Cycle (CLKOUT Synchronous): In Multiplex Bus Mode

#### (2) In separate bus mode

#### (a) Read cycle (CLKOUT asynchronous): In separate bus mode

# $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 4.0 \text{ to } 5.5 \text{ V}, 4.0 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 4.0 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{C}_{L} = 50 \text{ pF} (1/2)$

Parameter	Symb	ol	Conditions	MIN.	MAX.	Unit
Address setup time (to $\overline{RD}\downarrow$ )	<b>t</b> sard	<38>		(0.5 + tasw)T - 50		ns
Address hold time (from $\overline{RD}\uparrow$ )	thard	<39>		iT – 13		ns
RD low-level width	twrdl	<40>		(1.5 + n + tанw)T – 15		ns
Data setup time (to $\overline{RD}\uparrow$ )	tsisd	<41>		30		ns
Data hold time (from $\overline{RD}\uparrow$ )	thisd	<42>		0		ns
Data setup time (to address)	tsaid	<43>			(2 + n + tasw + tahw)T - 65	ns
$\overline{\text{WAIT}}$ setup time (to $\overline{\text{RD}}\downarrow$ )	tsrdwt1	<44>			(0.5 + tанw)T – 32	ns
	tsrdwt2	<45>			(0.5 + n + tанw)T – 32	ns
$\overline{\text{WAIT}}$ hold time (from $\overline{\text{RD}}\downarrow$ )	thrdwt1	<46>		(n – 0.5 + tанw)T		ns
	thrdwt2	<47>		(n + 0.5 + tанw)T		ns
WAIT setup time (to address)	tsawt1	<48>			(1 + tasw + taнw)T - 65	ns
	tsawt2	<49>			(1 + n + tasw + tahw)T - 65	ns
WAIT hold time (from address)	thawt1	<50>		(n + tasw + taнw)T		ns
	thawt2	<51>		(1 + n + tasw + tahw)T		ns

Caution Set the following in accordance with the usage conditions of the CPU operating clock frequency (k = 0, 1).

#### • 1/fcpu < 100 ns

Set an address setup wait (ASWk bit = 1).

Remarks 1. tasw: Number of address setup wait clocks

tanw: Number of address hold wait clocks

- 2. T = 1/fcpu (fcpu: CPU operating clock frequency)
- 3. n: Number of wait clocks inserted in the bus cycle
  - The sampling timing changes when a programmable wait is inserted
- 4. i: Number of idle states inserted after a read cycle (0 or 1)
- 5. The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.

Parameter	Symb	ol	Conditions	MIN.	MAX.	Unit
Address setup time (to $\overline{RD}\downarrow$ )	<b>t</b> SARD	<38>		(0.5 + tasw)T - 100		ns
Address hold time (from $\overline{RD}\uparrow$ )	thard	<39>		iT – 26		ns
RD low-level width	twrdl	<40>		(1.5 + n + tанw)T – 30		ns
Data setup time (to $\overline{RD}\uparrow$ )	tsisd	<41>		60		ns
Data hold time (from $\overline{RD}$ )	thisd	<42>		0		ns
Data setup time (to address)	tsaid	<43>			(2 + n + tasw + tahw)T - 120	ns
$\overline{\text{WAIT}}$ setup time (to $\overline{\text{RD}}\downarrow$ )	tsrdwt1	<44>			(0.5 + tанw)T – 50	ns
	tsrdwt2	<45>			(0.5 + n + tанw)T – 50	ns
$\overline{\text{WAIT}}$ hold time (from $\overline{\text{RD}}\downarrow$ )	thrdwt1	<46>		(n – 0.5 + tанw)Т		ns
	thrdwt2	<47>		(n + 0.5 + tанw)Т		ns
WAIT setup time (to address)	tsawt1	<48>			(1 + tasw + tahw)T – 130	ns
	tsawt2	<49>			(1 + n + tasw + tahw)T - 130	ns
WAIT hold time (from address)	thawt1	<50>		(n + tasw + taнw)T		ns
	thawt2	<51>		(1 + n + tasw + tahw)Т		ns

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{CL} = 50 \text{ pF}) (2/2)$ 

Caution Set the following in accordance with the usage conditions of the CPU operating clock frequency (k = 0, 1).


### 1/fcPU < 200 ns</li> Set an address setup wait (ASWk bit = 1).

Remarks 1. tasw: Number of address setup wait clocks

tanw: Number of address hold wait clocks

- 2. T = 1/fcpu (fcpu: CPU operating clock frequency)
- n: Number of wait clocks inserted in the bus cycle The sampling timing changes when a programmable wait is inserted.
- 4. i: Number of idle states inserted after a read cycle (0 or 1)
- 5. The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.

#### Read Cycle (CLKOUT Asynchronous): In Separate Bus Mode



#### (b) Write cycle (CLKOUT asynchronous): In separate bus mode

Parameter	Symb	ool	Conditions	MIN.	MAX.	Unit
Address setup time (to $\overline{\text{WRm}}\downarrow$ )	<b>t</b> sawr	<52>		(1 + tasw + tанw)T – 60		ns
Address hold time (from $\overline{\text{WRm}}$ )	thawr	<53>		0.5T – 10		ns
WRm low-level width	twwRL	<54>		(0.5 + n)T – 10		ns
Data output time from $\overline{WRm} \downarrow$	toosdw	<55>		-5		ns
Data setup time (to WRm↑)	tsosdw	<56>		(0.5 + n)T – 20		ns
Data hold time (from $\overline{WRm}^\uparrow$ )	thosdw	<57>		0.5T – 20		ns
Data setup time (to address)	<b>t</b> saod	<58>		(1 + tasw + taнw)T – 30		ns
$\overline{\text{WAIT}}$ setup time (to $\overline{\text{WRm}}\downarrow$ )	tswrwr1	<59>		30		ns
	tswrwt2	<60>			nT – 30	ns
$\overline{\text{WAIT}}$ hold time (from $\overline{\text{WRm}}\downarrow$ )	thwrwr1	<61>		0		ns
	thwrwt2	<62>		nT		ns
WAIT setup time (to address)	tsawt1	<63>			(1 + tasw + tahw)T – 45	ns
	tsawt2	<64>			(1 + n + tasw + taнw)T – 45	ns
WAIT hold time (from address)	thawt1	<65>		(n + tasw + taнw)T		ns
	thawt2	<66>		(1 + n + tasw + taнw)T		ns

# $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 4.0 \text{ to } 5.5 \text{ V}, 4.0 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 4.0 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{C}_{L} = 50 \text{ pF}$ (1/2)

Caution Set the following in accordance with the usage conditions of the CPU operating clock frequency (k = 0, 1).

1/fcpu < 60 ns</li>
 Set an address setup wait (ASWk bit = 1).

**Remarks 1.** m = 0, 1

- 2. tasw: Number of address setup wait clocks tahw: Number of address hold wait clocks
- 3. T = 1/fcpu (fcpu: CPU operating clock frequency)
- n: Number of wait clocks inserted in the bus cycle The sampling timing changes when a programmable wait is inserted.
- 5. The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.

Parameter	Symb	ol	Conditions	MIN.	MAX.	Unit
Address setup time (to $\overline{\text{WRm}}\downarrow$ )	tsawr	<52>		(1 + tasw + tahw)T – 100		ns
Address hold time (from $\overline{\text{WRm}}$ )	<b>t</b> HAWR	<53>		0.5T – 10		ns
WRm low-level width	twwRL	<54>		(0.5 + n)T – 10		ns
Data output time from $\overline{\text{WRm}}\downarrow$	toosow	<55>		-5		ns
Data setup time (to $\overline{\text{WRm}}^\uparrow$ )	tsosdw	<56>		(0.5 + n)T – 35		ns
Data hold time (from $\overline{\text{WRm}}$ )	thosdw	<57>		0.5T – 35		ns
Data setup time (to address)	tsaod	<58>		(1 + tasw + taнw)T – 55		ns
$\overline{\text{WAIT}}$ setup time (to $\overline{\text{WRm}}\downarrow$ )	tswrwT1	<59>		50		ns
	tswrwt2	<60>			nT – 50	ns
$\overline{\text{WAIT}}$ hold time (from $\overline{\text{WRm}}\downarrow$ )	thwrwt1	<61>		0		ns
	thwrwt2	<62>		nT		ns
WAIT setup time (to address)	tsawt1	<63>			(1 + tasw + tahw)T – 100	ns
	tsawt2	<64>			(1 + n + tasw + taнw)T – 100	ns
WAIT hold time (from address)	thawt1	<65>		(n + tasw + taнw)T		ns
	thawt2	<66>		(1 + n + tasw + taнw)T		ns

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{CL} = 50 \text{ pF} (2/2)$ 


Caution Set the following in accordance with the usage conditions of the CPU operating clock frequency (k = 0, 1).

# 1/fcpu < 100 ns</li> Set an address setup wait (ASWk bit = 1).

#### Remarks 1. m = 0, 1

- 2. tASW: Number of address setup wait clocks tAHW: Number of address hold wait clocks
- **3.** T = 1/fcpu (fcpu: CPU operating clock frequency)
- n: Number of wait clocks inserted in the bus cycle The sampling timing changes when a programmable wait is inserted.
- 5. The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.





#### (c) Read cycle (CLKOUT synchronous): In separate bus mode

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ V}_{DD} = \text{EV}_{DD} = \text{AV}_{\text{REF0}} = 4.0 \text{ to } 5.5 \text{ V}, 4.0 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 4.0 \text{ V} \le \text{AV}_{\text{REF1}} \le \text{V}_{DD}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS}} = 10^{\circ}\text{C}, \text{V}_{\text{SS}} = 1$
BVss = AVss = 0 V, CL = 50 pF) (1/2)


Parameter	Symbol		Conditions	MIN.	MAX.	Unit
Delay time from CLKOUT↑ to address, CS	<b>t</b> dksa	<67>		0	35	ns
Data input setup time (to CLKOUT $\uparrow$ )	<b>t</b> sisdk	<68>		15		ns
Data input hold time (from CLKOUT $\uparrow$ )	<b>t</b> hkisd	<69>		0		ns
Delay time from CLKOUT↓↑ to RD	<b>t</b> dksr	<70>		0	6	ns
WAIT setup time (to CLKOUT <sup>↑</sup> )	tswтк	<71>		20		ns
WAIT hold time (from CLKOUT <sup>↑</sup> )	tнкwт	<72>		0		ns

**Remark** The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ V}_{DD} = \text{EV}_{DD} = \text{AV}_{\text{REF0}} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{\text{REF1}} \le \text{V}_{DD}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS}} = 10^{\circ}\text{C}, \text{V}_{\text{SS}} = 1$
BVss = AVss = 0 V, C∟ = 50 pF) (2/2)

Parameter	Symbol		Conditions	MIN.	MAX.	Unit
Delay time from CLKOUT↑ to address, CS	<b>t</b> dksa	<67>		0	65	ns
Data input setup time (to CLKOUT↑)	<b>t</b> sisdk	<68>		30		ns
Data input hold time (from CLKOUT <sup>↑</sup> )	<b>t</b> hkisd	<69>		0		ns
Delay time from CLKOUT↓↑ to RD	<b>t</b> dksr	<70>		0	10	ns
WAIT setup time (to CLKOUT <sup>↑</sup> )	tswтк	<71>		40		ns
WAIT hold time (from CLKOUT <sup>↑</sup> )	tнкwт	<72>		0		ns

**Remark** The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.



#### Read Cycle (CLKOUT Synchronous, 1 Wait): In Separate Bus Mode

#### (d) Write cycle (CLKOUT synchronous): In separate bus mode

$(T_{A} = -40 \text{ to } +85^{\circ}\text{C}, \text{ V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 4.0 \text{ to } 5.5 \text{ V}, 4.0 \text{ V} \leq \text{BV}_{DD} \leq \text{V}_{DD}, 4.0 \text{ V} \leq \text{AV}_{REF1} \leq \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = 1000 \text{ cm}^{-1} \text{ cm}$
BVss = AVss = 0 V, C∟ = 50 pF) (1/2)

Parameter	Symbol		Conditions	MIN.	MAX.	Unit
Delay time from CLKOUT↑ to address, CS	<b>t</b> dksa	<73>		0	35	ns
Data output delay time from CLKOUT <sup>↑</sup>	<b>t</b> dksd	<74>		0	10	ns
Delay time from CLKOUT $\uparrow \downarrow$ to WRm	<b>t</b> DKSW	<75>		0	10	ns
WAIT setup time (to CLKOUT <sup>↑</sup> )	tswтк	<76>		20		ns
WAIT hold time (from CLKOUT <sup>↑</sup> )	tнкwт	<77>		0		ns

Remarks 1. m = 0, 1


2. The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{CL} = 50 \text{ pF} (2/2)$ 

Parameter	Symbol		Conditions	MIN.	MAX.	Unit
Delay time from CLKOUT↑ to address, CS	<b>t</b> dksa	<73>		0	65	ns
Data output delay time from CLKOUT1	<b>t</b> dksd	<74>		0	15	ns
Delay time from CLKOUT $\uparrow \downarrow$ to $\overline{\text{WRm}}$	<b>t</b> DKSW	<75>		0	15	ns
WAIT setup time (to CLKOUT <sup>↑</sup> )	tswтк	<76>		40		ns
$\overline{WAIT}$ hold time (from CLKOUT <sup>↑</sup> )	tнкwт	<77>		0		ns

Remarks 1. m = 0, 1

2. The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.



#### Write Cycle (CLKOUT Synchronous): In Separate Bus Mode

#### (3) Bus hold

#### (a) CLKOUT asynchronous

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 4.0 \text{ to } 5.5 \text{ V}, 4.0 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 4.0 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{CL} = 50 \text{ pF}) (1/2)$ 

Parameter	Symbol		Conditions	MIN.	MAX.	Unit
HLDRQ high-level width	twнqн	<78>		T + 10		ns
HLDAK low-level width	twhal	<79>		T – 15		ns
Delay time from HLDAK↑ to bus output	tdhac	<80>		-40		ns
Delay time from $\overline{\text{HLDRQ}}\downarrow$ to $\overline{\text{HLDAK}}\downarrow$	tdhqha1	<81>			(2n + 7.5)T + 40	ns
Delay time from $\overline{\text{HLDRQ}}\uparrow$ to $\overline{\text{HLDAK}}\uparrow$	tdhqha2	<82>		0.5T	1.5T + 40	ns

**Remarks 1.** T = 1/fcPU (fcPU: CPU operating clock frequency)

2. n: Number of wait clocks inserted in the bus cycle

The sampling timing changes when a programmable wait is inserted.

**3.** The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{CL} = 50 \text{ pF}) (2/2)$ 

Parameter	Symbol		Conditions	MIN.	MAX.	Unit
HLDRQ high-level width	twнqн	<78>		T + 10		ns
HLDAK low-level width	twhal	<79>		T – 15		ns
Delay time from HLDAK↑ to bus output	<b>t</b> dhac	<80>		-80		ns
Delay time from $\overline{\text{HLDRQ}}\downarrow$ to $\overline{\text{HLDAK}}\downarrow$	tdhqha1	<81>			(2n + 7.5)T + 70	ns
Delay time from HLDRQ↑ to HLDAK↑	tdhqha2	<82>		0.5T	1.5T + 70	ns


**Remarks 1.** T = 1/fcpu (fcpu: CPU operating clock frequency)

2. n: Number of wait clocks inserted in the bus cycle

The sampling timing changes when a programmable wait is inserted.

3. The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.

#### Bus Hold (CLKOUT Asynchronous)



#### (b) CLKOUT synchronous

$(T_{A} = -40 \text{ to } +85^{\circ}\text{C}, \text{ V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 4.0 \text{ to } 5.5 \text{ V}, 4.0 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 4.0 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = 1000 \text{ cm}^{-1} \text{ cm}$
BVss = AVss = 0 V, CL = 50 pF) (1/2)

Parameter	Symbol		Conditions	MIN.	MAX.	Unit
$\overline{HLDRQ}$ setup time (to CLKOUT $\downarrow$ )	tsнак	<83>		15		ns
HLDRQ hold time (from CLKOUT↓)	tнкнq	<84>		0		ns
Delay time from CLKOUT↑ to bus float	<b>t</b> dkf	<85>			20	ns
Delay time from CLKOUT↑ to HLDAK	<b>t</b> dkha	<86>			20	ns


**Remark** The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{CL} = 50 \text{ pF}) (2/2)$ 

Parameter	Symbol		Conditions	MIN.	MAX.	Unit
$\overline{\text{HLDRQ}}$ setup time (to CLKOUT $\downarrow$ )	tsнак	<83>		25		ns
$\overline{HLDRQ}$ hold time (from CLKOUT $\downarrow$ )	tнкнq	<84>		0		ns
Delay time from CLKOUT $\uparrow$ to bus float	<b>t</b> dkf	<85>			40	ns
Delay time from CLKOUT↑ to HLDAK	<b>t</b> dkha	<86>			40	ns

**Remark** The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.

#### **Bus Hold (CLKOUT Synchronous)**



#### **Basic Operation**

#### (1) Reset/external interrupt timing

### $(T_{A} = -40 \text{ to } +85^{\circ}\text{C}, \text{V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{CL} = 50 \text{ pF})$


Parameter	Sym	nbol	Conditions		MIN.	MAX.	Unit
RESET low-level width	twrsl1	<87>	Reset	Reset in power-on status			μs
	twrsl2	<88>	Power	-on-reset when REGC = VDD	2		μs
			Note	<b>Note</b> tv <sub>R</sub> > 150 μs			μs
				tv <sub>R</sub> ≤ 150 <i>μ</i> s	40		μs
NMI high-level width	twniн	<89>	Analog	noise elimination	1		μs
NMI low-level width	twn∟	<90>	Analog	g noise elimination	1		μs
INTPn high-level width	twiтн	<91>	n = 0 to 6 (analog noise elimination)		600		ns
INTPn low-level width	twı⊤∟	<92>	n = 0 t	o 6 (analog noise elimination)	600		ns

**Note** Power-on-reset when REGC = Capacity

**Remarks 1.** tvR: Time required for VDD to reach 0 V to 4.0 V (= operation lower-limit voltage)

**2.** The above specification shows the pulse width that is accurately detected as a valid edge. If a pulse narrower than the above specification is input, therefore, it may also be detected as a valid edge.

#### **Reset/Interrupt**



#### **Timer Timing**

 $(T_{A} = -40 \text{ to } +85^{\circ}\text{C}, \text{ V}_{DD} = \text{EV}_{DD} = \text{AV}_{\text{REF0}} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \leq \text{BV}_{DD} \leq \text{V}_{DD}, 2.7 \text{ V} \leq \text{AV}_{\text{REF1}} \leq \text{V}_{DD}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS}} = \text{BV}_{\text{SS}} = \text{AV}_{\text{SS}} = 0 \text{ V}, \text{CL} = 50 \text{ pF})$ 

Parameter	Symbol		Conditions	MIN.	MAX.	Unit
TI0n high-level width	tтюн	<93>	$REGC = V_{DD} = 5 V \pm 10\%$	2/fsam + 100 <sup>Note</sup>		ns
TI0n low-level width	t⊤ıo∟	<94>	REGC = Capacity, $V_{DD}$ = 4.0 to 5.5 V, REGC = $V_{DD}$ = 2.7 to 5.5 V	2/fsam + 200 <sup>№™</sup>		ns
TI5m high-level width	tti5H	<95>	REGC = V <sub>DD</sub> = 5 V ±10%	50		ns
TI5m low-level width	t⊤ı5∟	<96>	$\label{eq:REGC} \begin{split} \text{REGC} &= \text{Capacity},  \text{V}_{\text{DD}} = 4.0 \text{ to } 5.5 \text{ V}, \\ \text{REGC} &= \text{V}_{\text{DD}} = 2.7 \text{ to } 5.5 \text{ V} \end{split}$	100		ns

**Note** fsam = Timer count clock


However,  $f_{sam} = f_{xx}/4$  when the TIOn valid edge is selected as the timer count clock.

#### **Remarks 1.** n = 00, 01, 10, 11, 20, 21, 30, 31

m = 0, 1

**2.** The above specification shows the pulse width that is accurately detected as a valid edge. If a pulse narrower than the above specification is input, therefore, it may also be detected as a valid edge.

#### **Timer Input Timing**



#### UART Timing

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{CL} = 50 \text{ pF}$ 

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
Transmit rate				312.5	kbps
ASCK0 frequency		$REGC = V_{DD} = 5 \text{ V} \pm 10\%$		12	MHz
		$\begin{aligned} \text{REGC} &= \text{Capacity, } V_{\text{DD}} = 4.0 \text{ to } 5.5 \text{ V}, \\ \text{REGC} &= V_{\text{DD}} = 2.7 \text{ to } 5.5 \text{ V} \end{aligned}$		6	MHz

#### **CSI0** Timing

#### (1) Master mode

# $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{CL} = 50 \text{ pF}$

Parameter	Sym	bol	Conditions	MIN.	MAX.	Unit
SCK0n cycle time	tkcy1	<99>	9> REGC = V <sub>DD</sub> = 4.0 to 5.5 V			ns
			$\label{eq:REGC} \begin{split} \text{REGC} &= \text{Capacity}, \ \text{V}_{\text{DD}} = 4.0 \ \text{to} \ 5.5 \ \text{V}, \\ \text{REGC} &= \text{V}_{\text{DD}} = 2.7 \ \text{to} \ 5.5 \ \text{V} \end{split}$	400		ns
SCK0n high-/low-level width	tĸнı, tĸ∟ı	<100>		tkcy1/2-30		ns
SI0n setup time (to SCK0n)	tsik1	<101>	REGC = $V_{DD}$ = 4.0 to 5.5 V	30		ns
			$\begin{aligned} \text{REGC} &= \text{Capacity}, \text{V}_{\text{DD}} = 4.0 \text{ to } 5.5 \text{ V}, \\ \text{REGC} &= \text{V}_{\text{DD}} = 2.7 \text{ to } 5.5 \text{ V} \end{aligned}$	50		ns
SI0n hold time (from SCK0n)	tksi1	<102>	REGC = V <sub>DD</sub> = 5 V ±10%	30		ns
			$\begin{aligned} \text{REGC} &= \text{Capacity}, \text{V}_{\text{DD}} = 4.0 \text{ to } 5.5 \text{ V}, \\ \text{REGC} &= \text{V}_{\text{DD}} = 2.7 \text{ to } 5.5 \text{ V} \end{aligned}$	50		ns
Delay time from SCK0n to SO0n	tkso1	<103>	REGC = $V_{DD}$ = 4.0 to 5.5 V		30	ns
output			$\label{eq:REGC} \begin{split} \text{REGC} &= \text{Capacity},  \text{V}_{\text{DD}} = 4.0 \text{ to } 5.5 \text{ V}, \\ \text{REGC} &= \text{V}_{\text{DD}} = 2.7 \text{ to } 5.5 \text{ V} \end{split}$		60	ns


**Remark** n = 0, 1

#### (2) Slave mode

# $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{CL} = 50 \text{ pF}$

Parameter	Sym	bol	Conditions	MIN.	MAX.	Unit
SCK0n cycle time	<b>t</b> ксү2	<99>	REGC = V <sub>DD</sub> = 4.0 to 5.5 V	200		ns
			$\label{eq:REGC} \begin{split} \text{REGC} &= \text{Capacity},  \text{V}_{\text{DD}} = 4.0 \text{ to } 5.5 \text{ V}, \\ \text{REGC} &= \text{V}_{\text{DD}} = 2.7 \text{ to } 5.5 \text{ V} \end{split}$	400		ns
SCK0n high-/low-level width	tкн2, tкL2	<100>	$REGC = V_{DD} = 4.0 \text{ to } 5.5 \text{ V}$	45		ns
			$\label{eq:REGC} \begin{split} \text{REGC} &= \text{Capacity},  \text{V}_{\text{DD}} = 4.0 \text{ to } 5.5 \text{ V}, \\ \text{REGC} &= \text{V}_{\text{DD}} = 2.7 \text{ to } 5.5 \text{ V} \end{split}$	90		ns
SI0n setup time (to SCK0n)	tsik2	<101>	REGC = V <sub>DD</sub> = 4.0 to 5.5 V	30		ns
			$\label{eq:REGC} \begin{split} \text{REGC} &= \text{Capacity}, \ \text{V}_{\text{DD}} = 4.0 \ \text{to} \ 5.5 \ \text{V}, \\ \text{REGC} &= \text{V}_{\text{DD}} = 2.7 \ \text{to} \ 5.5 \ \text{V} \end{split}$	60		ns
SI0n hold time (from SCK0n)	tksi2	<102>	REGC = V <sub>DD</sub> = 4.0 to 5.5 V	30		ns
			$\label{eq:REGC} \begin{array}{l} REGC = Capacity, \ V_{DD} = 4.0 \ \text{to} \ 5.5 \ V, \\ REGC = V_{DD} = 2.7 \ \text{to} \ 5.5 \ V \end{array}$	60		ns
Delay time from SCK0n to SO0n	tkso2	<103>	REGC = V <sub>DD</sub> = 4.0 to 5.5 V		50	ns
output			$\label{eq:REGC} \begin{split} \text{REGC} &= \text{Capacity},  \text{V}_{\text{DD}} = 4.0 \text{ to } 5.5 \text{ V}, \\ \text{REGC} &= \text{V}_{\text{DD}} = 2.7 \text{ to } 5.5 \text{ V} \end{split}$		100	ns

**Remark** n = 0, 1



#### **CSIA** Timing

#### (1) Master mode

# $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{CL} = 50 \text{ pF}$

Parameter	Sym	nbol	Conditions	MIN.	MAX.	Unit
SCKAn cycle time	tксүз	<99>	REGC = $V_{DD}$ = 4.0 to 5.5 V	500		ns
			REGC = Capacity, $V_{DD}$ = 4.0 to 5.5 V, REGC = $V_{DD}$ = 2.7 to 5.5 V	1000		ns
SCKAn high-/low-level width	tкнз, tк∟з	<100>		tксүз/2 — 30		ns
SIAn setup time (to SCKAn↑)	tsiкз	<101>	$REGC = V_{DD} = 4.0 \text{ to } 5.5 \text{ V}$	30		ns
			REGC = Capacity, $V_{DD}$ = 4.0 to 5.5 V, REGC = $V_{DD}$ = 2.7 to 5.5 V	60		ns
SIAn hold time (from $\overline{\text{SCKAn}}$ )	tหรเง	<102>	$REGC = V_{DD} = 4.0 \text{ to } 5.5 \text{ V}$	30		ns
			$\begin{aligned} \text{REGC} &= \text{Capacity, V}_{\text{DD}} = 4.0 \text{ to } 5.5 \text{ V,} \\ \text{REGC} &= \text{V}_{\text{DD}} = 2.7 \text{ to } 5.5 \text{ V} \end{aligned}$	60		ns
Delay time from $\overline{\operatorname{SCKAn}}\downarrow$ to SOAn	tкsoз	<103>	REGC = V <sub>DD</sub> = 4.0 to 5.5 V		30	ns
output			$\label{eq:REGC} \begin{split} REGC &= Capacity,  V_{DD} = 4.0 \text{ to } 5.5 \text{ V}, \\ REGC &= V_{DD} = 2.7 \text{ to } 5.5 \text{ V} \end{split}$		60	ns

**Remark** n = 0, 1

#### (2) Slave mode


# $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{CL} = 50 \text{ pF}$

Parameter	Sym	npol	Conditions	MIN.	MAX.	Unit
SCKAn cycle time	tkCY4	<99>	REGC = $V_{DD}$ = 4.0 to 5.5 V	840		ns
			$\begin{aligned} \text{REGC} &= \text{Capacity}, \text{V}_{\text{DD}} = 4.0 \text{ to } 5.5 \text{ V}, \\ \text{REGC} &= \text{V}_{\text{DD}} = 2.7 \text{ to } 5.5 \text{ V} \end{aligned}$	1700		ns
SCKAn high-/low-level width	tkh4, tkl4	<100>		tkcy4/2 - 30		ns
SIAn setup time (to SCKAn↑)	tsiĸ4	<101>	$REGC = V_{DD} = 4.0 \text{ to } 5.5 \text{ V}$	50		ns
			$\begin{aligned} \text{REGC} &= \text{Capacity, V}_{\text{DD}} = 4.0 \text{ to } 5.5 \text{ V,} \\ \text{REGC} &= \text{V}_{\text{DD}} = 2.7 \text{ to } 5.5 \text{ V} \end{aligned}$	100		ns
SIAn hold time (from $\overline{\text{SCKAn}}$ )	tksi4	<102>	REGC = V <sub>DD</sub> = 4.0 to 5.5 V	50		ns
			$\begin{aligned} \text{REGC} &= \text{Capacity}, \text{V}_{\text{DD}} = 4.0 \text{ to } 5.5 \text{ V}, \\ \text{REGC} &= \text{V}_{\text{DD}} = 2.7 \text{ to } 5.5 \text{ V} \end{aligned}$	100		ns
Delay time from $\overline{SCKAn}\downarrow$ to $SOAn$	tkso4	<103>	REGC = V <sub>DD</sub> = 4.0 to 5.5 V		$t_{CY} \times 2 + 30^{Note}$	ns
output			$\label{eq:REGC} \begin{split} \text{REGC} &= \text{Capacity},  \text{V}_{\text{DD}} = 4.0 \text{ to } 5.5 \text{ V}, \\ \text{REGC} &= \text{V}_{\text{DD}} = 2.7 \text{ to } 5.5 \text{ V} \end{split}$		$t_{CY} \times 2 + 60^{Note}$	ns

Note tcy: Internal clock output cycle

fxx (CSISn.CKSAn1, CSISn.CKSAn0 bits = 00), fxx/2 (CKSAn1, CKSAn0 bits = 01) fxx/2<sup>2</sup> (CKSAn1, CKSAn0 bits = 10), fxx/2<sup>3</sup> (CKSAn1, CKSAn0 bits = 11)

**Remark** n = 0, 1




#### I<sup>2</sup>C Bus Mode (Y Products (Products with On-Chip I<sup>2</sup>C) Only)

$(T_{A} = -40 \text{ to } +85^{\circ}\text{C}, \text{ V}_{DD} = \text{EV}_{DD} = \text{AV}_{\text{REF0}} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \leq \text{BV}_{DD} \leq \text{V}_{DD}, 2.7 \text{ V} \leq \text{AV}_{\text{REF1}} \leq \text{V}_{DD}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS}} = 10^{\circ}\text{C}, \text{V}_{\text{SS}} =$
BVss = AVss = 0 V, CL = 50 pF)

Pa	rameter	Sym	nbol	Norma	al Mode	High-Spe	ed Mode	Unit
				MIN.	MAX.	MIN.	MAX.	
SCL0 clock free	quency	fclк		0	100	0	400	kHz
Bus free time (Between start	and stop conditions)	<b>t</b> BUF	<104>	4.7	_	1.3	_	μs
Hold time <sup>Note 1</sup>		thd:sta	<105>	4.0	-	0.6	-	μs
SCL0 clock low	-level width	t∟ow	<106>	4.7	-	1.3	-	μs
SCL0 clock hig	h-level width	tніgн	<107>	4.0	-	0.6	_	μs
Setup time for s conditions	start/restart	tsu:sta	<108>	4.7	-	0.6	-	μs
Data hold time	CBUS compatible master	thd:dat	<109>	5.0	-	-	-	μs
	I <sup>2</sup> C mode			0 <sup>Note 2</sup>	-	0 <sup>Note 2</sup>	0.9 <sup>Note 3</sup>	μs
Data setup time	9	tsu:dat	<110>	250	-	100 <sup>Note 4</sup>	-	ns
SDA0 and SCL	0 signal rise time	tR	<111>	-	1000	20 + 0.1Cb <sup>Note 5</sup>	300	ns
SDA0 and SCL	0 signal fall time	t⊧	<112>	_	300	20 + 0.1Cb <sup>Note 5</sup>	300	ns
Stop condition	setup time	tsu:sto	<113>	4.0	-	0.6	_	μs
Pulse width of s input filter	spike suppressed by	tsp	<114>	-	-	0	50	ns
Capacitance lo	ad of each bus line	Cb		-	400	-	400	pF

**Notes 1.** At the start condition, the first clock pulse is generated after the hold time.

- 2. The system requires a minimum of 300 ns hold time internally for the SDA0 signal (at VIHmin. of SCL0 signal) in order to occupy the undefined area at the falling edge of SCL0.
- **3.** If the system does not extend the SCL0 signal low hold time (tLow), only the maximum data hold time (tHD:DAT) needs to be satisfied.
- **4.** The high-speed mode l<sup>2</sup>C bus can be used in the normal-mode l<sup>2</sup>C bus system. In this case, set the high-speed mode l<sup>2</sup>C bus so that it meets the following conditions.
  - If the system does not extend the SCL0 signal's low state hold time: tsu:DAT  $\geq 250~\text{ns}$
  - If the system extends the SCL0 signal's low state hold time:
    - Transmit the following data bit to the SDA0 line prior to the SCL0 line release (tRmax. + tsu:DAT = 1000
    - + 250 = 1250 ns: Normal mode  $l^2C$  bus specification).
- 5. Cb: Total capacitance of one bus line (unit: pF)



I<sup>2</sup>C Bus Mode (Y Products (Products with On-Chip I<sup>2</sup>C) Only)

#### A/D Converter

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{Vss} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V})$ 

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution			10	10	10	bit
Overall error <sup>Note 1</sup>		$4.0 \leq AV_{\text{REF0}} \leq 5.5 \text{ V}$		±0.2	±0.4	%FSR
		$2.7 \leq AV_{\text{REF0}} \leq 4.0 \text{ V}$		±0.3	±0.6	%FSR
Conversion time	<b>t</b> CONV	$4.0 \leq AV_{\text{REF0}} \leq 5.5 \text{ V}$	14		100	μs
		$2.7 \leq AV_{\text{REF0}} \leq 4.0 \text{ V}$	17		100	μs
Zero-scale error <sup>Note 1</sup>		$4.0 \leq AV_{\text{REF0}} \leq 5.5 \text{ V}$			±0.4	%FSR
		$2.7 \leq AV_{\text{REF0}} \leq 4.0 \text{ V}$			±0.6	%FSR
Full-scale error <sup>Note 1</sup>		$4.0 \leq AV_{\text{REF0}} \leq 5.5 \text{ V}$			±0.4	%FSR
		$2.7 \leq AV_{\text{REF0}} \leq 4.0 \text{ V}$			±0.6	%FSR
Non-linearity error <sup>Note 2</sup>		$4.0 \leq AV_{\text{REF0}} \leq 5.5 \text{ V}$			±2.5	LSB
		$2.7 \leq AV_{\text{REF0}} \leq 4.0 \text{ V}$			±4.5	LSB
Differential linearity		$4.0 \leq AV_{\text{REF0}} \leq 5.5 \text{ V}$			±1.5	LSB
error <sup>Note 2</sup>		$2.7 \leq AV_{\text{REF0}} \leq 4.0 \text{ V}$			±2.0	LSB
Analog input voltage	VIAN		0		AV <sub>REF0</sub>	V
AVREFO current	IA <sub>REF0</sub>	When using A/D converter		1.0	2.0	mA
		When not using A/D converter		1.0	10	μA

**Notes 1.** Excluding quantization error (±0.05 %FSR).

2. Excluding quantization error (±0.5 LSB).

Remark LSB: Least Significant Bit

FSR: Full Scale Range

#### **D/A Converter**

 $(T_{A} = -40 \text{ to } +85^{\circ}\text{C}, \text{V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{Vss} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V})$ 

Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
Resolution						8	bit
Overall error <sup>Notes 1, 2</sup>		Load condition	on = 2 M $\Omega$			1.2	%FSR
		Load condition	on = 4 M $\Omega$			0.8	%FSR
		Load conditi	on = 10 M $\Omega$			0.6	%FSR
Settling time <sup>Note 2</sup>		C = 30 pF	V <sub>DD</sub> = 4.5 to 5.5 V			10	μs
			V <sub>DD</sub> = 2.7 to 4.5 V			15	μs
Output resistance <sup>Note 3</sup>	Ro	Output data:	DACSn register = 55H		8		kΩ
AVREF1 currentNote 4	IAV <sub>REF1</sub>	During D/A conversion			1.5	3.0	mA
		When D/A co	onversion stopped		1.0	10	μA

**Notes 1.** Excluding quantization error (±0.2 %FSR).

2. R is the D/A converter output pin load resistance, and C is the D/A converter output pin load capacitance.

3. Value of 1 channel of D/A converter

4. Value of 2 channels of D/A converter

**Remark** n = 0, 1

#### Flash Memory Programming Characteristics

(TA = 10 to 40°C, VDD = EVDD = AVREF0 = 2.7 to 5.5 V, 2.7 V  $\leq$  BVDD  $\leq$  VDD, 2.7 V  $\leq$  AVREF1  $\leq$  VDD, VSS = EVSS = BVSS = AVSS = 0 V)

#### (1) Basic characteristics

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Programming operation frequency			2		10	MHz
VPP supply voltage	VPP2	During flash memory programming	9.7	10.0	10.3	V
VDD supply current	loo	When $V_{PP} = V_{PP2}$ , fxx = 10 MHz, $V_{DD} = 5.5 V$			60	mA
VPP supply current	Ірр	When VPP = VPP2			100	mA
Step erase time	ter	Note 1	0.196	0.2	0.204	S
Overall erase time	tera	When step erase time = 0.2 s, Note 2			20	s/area
Writeback time	twв	Note 3	4.9	5.0	5.1	ms
Number of writebacks	Сwв	When writeback time = 1 ms, Note 4			100	Times
Number of erases/writebacks	Cerwb				16	Times
Step write time	twn	Note 5	49	50	51	μs
Overall write time per word	twrw	When step write time = 50 $\mu$ s (1 word = 4 bytes), <b>Note 6</b>	49		510	<i>µ</i> s/word
Number of rewrites per area	Cerwr	1 erase + 1 write after erase = 1 rewrite, Note 7		20		Count/area

Notes 1. The recommended setting value of the step erase time is 0.2 s.

- 2. The prewrite time prior to erasure and the erase verify time (writeback time) are not included.
- 3. The recommended setting value of the writeback time is 5.0 ms.
- **4.** Writeback is executed once by the issuance of the writeback command. Therefore, the retry count must be the maximum value minus the number of commands issued.
- 5. The recommended setting value of the step writing time is 50  $\mu$ s.
- 6. 100  $\mu$ s is added to the actual writing time per word. The internal verify time during and after the writing is not included.
- 7. When writing initially to shipped products, it is counted as one rewrite for both "erase to write" and "write only".


Example (P: Write, E: Erase)

Shipped product  $\longrightarrow P \rightarrow E \rightarrow P \rightarrow E \rightarrow P$ : 3 rewrites Shipped product  $\rightarrow E \rightarrow P \rightarrow E \rightarrow P \rightarrow E \rightarrow P$ : 3 rewrites

#### (2) Serial write operation characteristics

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Setup time from $V_{DD} \hat{\uparrow}$ to $V_{PP} \hat{\uparrow}$	<b>t</b> DPRSR		15			μs
Setup time from VPP $\uparrow$ to $\overline{\text{RESET}} \uparrow$	<b>t</b> PSRRF		10			μs
Count start time from $\overline{\text{RESET}} \uparrow$ to $V_{\text{PPH}}$	<b>t</b> RFOF		2			μs
Count complete time	<b>t</b> COUNT				20	ms
VPP counter high-/low-level width	tcн/tc∟		8			μs
VPP pulse low-level input voltage	VPPL		0.8VDD		1.2VDD	V
VPP pulse high-level input voltage	VPPH		9.7	10.0	10.3	V

#### Flash Write Mode Setting Timing



## CHAPTER 30 ELECTRICAL SPECIFICATIONS ((A1) GRADE PRODUCTS)

(A1) grade products are as follows.

μPD703212(A1), 703212Y(A1), 703213(A1), 703213Y(A1), 703214(A1), 703214Y(A1)

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage	Vdd	VDD = EVDD = AVREF0	-0.3 to +6.5	V
	BVDD	BV <sub>DD</sub> ≤ V <sub>DD</sub>	-0.3 to V <sub>DD</sub> + 0.3 <sup>Note 1</sup>	V
	EVDD	VDD = EVDD = AVREFO	-0.3 to +6.5	V
	AV <sub>REF0</sub>	VDD = EVDD = AVREF0	-0.3 to +6.5	V
	AV <sub>REF1</sub>	AV <sub>REF1</sub> ≤ V <sub>DD</sub> (D/A output mode) AV <sub>REF1</sub> = AV <sub>REF0</sub> = V <sub>DD</sub> (port mode)	-0.3 to V <sub>DD</sub> + 0.3 <sup>Note 1</sup>	V
	Vss	Vss = EVss = BVss = AVss	-0.3 to +0.3	V
	AVss	Vss = EVss = BVss = AVss	-0.3 to +0.3	V
	BVss	Vss = EVss = BVss = AVss	-0.3 to +0.3	V
	EVss	Vss = EVss = BVss = AVss	-0.3 to +0.3	V
Input voltage	VII	P00 to P06, P30 to P35, P38, P39, P40 to P42, P50 to P55, P90 to P915, RESET	-0.3 to EV <sub>DD</sub> + 0.3 <sup>Note 1</sup>	V
	Vı2	PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6, PDL0 to PDL15, PDH0 to PDH5	-0.3 to BV <sub>DD</sub> + 0.3 <sup>Note 1</sup>	V
	Vıз	P10, P11	-0.3 to AV <sub>REF1</sub> + 0.3 <sup>Note 1</sup>	V
	V <sub>I4</sub>	P36, P37	-0.3 to +13 <sup>Note 2</sup>	V
	VI5	X1, X2, XT1, XT2	-0.3 to V <sub>DD</sub> + 0.3 <sup>Note 1</sup>	V
Analog input voltage	VIAN	P70 to P77	-0.3 to AVREF0 + 0.3 <sup>Note 1</sup>	V

Absolute Maximum Ratings (T<sub>A</sub> = 25°C) (1/2)

Notes 1. Be sure not to exceed the absolute maximum ratings (MAX. value) of each supply voltage.

2. When an on-chip pull-up resistor is not specified by a mask option. The same as V<sub>I1</sub> when a pull-up resistor is specified.

Parameter	Symbol	Conditions		Ratings	Unit
Output current, low	loL	P00 to P06, P10, P11, P30 to P35, P40 to P42, P50 to P55, P90 to P915, PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6, PDL0 to PDL15, PDH0 to PDH5	Per pin	16	mA
		P36 to P39		24	mA
		P00 to P06, P30 to P39, P40 to P42	Total of all	28	mA
		P50 to P55, P90 to P915	pins: 56 mA	28	mA
		PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6	Total of all pins:	28	mA
		PDL0 to PDL15, PDH0 to PDH5	56 mA	28	mA
Output current, high	Іон	Per pin	-8	mA	
		P00 to P06, P30 to P35, P40 to P42	Total of all	-24	mA
		P50 to P55, P90 to P915	pins: –48 mA	-24	mA
		PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6	Total of all pins:	-24	mA
		PDL0 to PDL15, PDH0 to PDH5	–48 mA	-24	mA
		P10, P11	Per pin	-8	mA
Operating ambient temperature	TA			-40 to +110	°C
Storage temperature	Tstg			-65 to +150	°C

#### Absolute Maximum Ratings (T<sub>A</sub> = 25°C) (2/2)

Cautions 1. Do not directly connect the output (or I/O) pins of IC products to each other, or to VDD, VCC, and GND. Open-drain pins or open-collector pins, however, can be directly connected to each other. Direct connection of the output pins between an IC product and an external circuit is possible, if the output pins can be set to the high-impedance state and the output timing of the external circuit is designed to avoid output conflict.

2. Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded. The ratings and conditions indicated for DC characteristics and AC characteristics represent the quality assurance range during normal operation.

Capacitance (TA = 25°C, VDD = EVDD = AVREF0 = BVDD = AVREF1 = VSS = EVSS = BVSS = AVSS = 0 V)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Input capacitance	С	fx = 1 MHz	P70 to P77			15	pF
I/O capacitance	Сю	Unmeasured pins	Note			15	pF
		returned to 0 V	P36 to P39			20	pF

Note P00 to P06, P10, P11, P30 to P35, P40 to P42, P50 to P55, P90 to P915, PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6, PDL0 to PDL15, PDH0 to PDH5

Remark fx: Main clock oscillation frequency


## **Operating Conditions**

 $(T_{A} = -40 \text{ to } +110^{\circ}\text{C}, \text{ V}_{DD} = \text{EV}_{DD} = \text{AV}_{\text{REF0}} = 3.5 \text{ to } 5.5 \text{ V}, 3.5 \text{ V} \leq \text{BV}_{DD} \leq \text{V}_{DD}, 3.5 \text{ V} \leq \text{AV}_{\text{REF1}} \leq \text{V}_{DD}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS}} = \text{BV}_{\text{SS}} = \text{AV}_{\text{SS}} = 0 \text{ V}, \text{CL} = 50 \text{ pF}$ 

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Internal system clock frequency	fclk	$REGC = V_{DD} = 5 V \pm 10\%$ In PLL mode (fx = 2 to 5 MHz)	0.25		20	MHz
		REGC = Capacity, $V_{DD}$ = 4.0 to 5.5 V In PLL mode (fx = 2 to 4 MHz)	0.25		16	MHz
		REGC = V <sub>DD</sub> = 3.5 to 5.5 V In PLL mode (fx = 2 to 3 MHz)	0.25		12	MHz
		REGC = V <sub>DD</sub> = 3.5 to 5.5 V	0.0625		10	MHz
		REGC = $V_{DD}$ = 3.5 to 5.5 V, operating with subclock		32.768		kHz

Remark fx: Main clock oscillation frequency

## Internal System Clock Frequency vs. Supply Voltage



## PLL Characteristics (T<sub>A</sub> = -40 to +110°C, V<sub>DD</sub> = 3.5 to 5.5 V, V<sub>SS</sub> = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input frequency	fx		2		5	MHz
Output frequency	fxx		8		20	MHz
Lock time	<b>t</b> PLL	After VDD reaches 3.5 V (MIN.)			200	μs

Resonator	Recommended Circuit	Parameter	Conditions	MIN.	TYP.	MAX.	Unit	
Ceramic resonator	X4 X0	Oscillation frequency (fx) <sup>Note 1</sup>		2		10	MHz	
		Oscillation stabilization time <sup>Note 2</sup>	After reset is released		2 <sup>15</sup> /fx		S	
			After STOP mode is released		Note 3		S	
Crystal resonator		Oscillation frequency (fx) <sup>Note 1</sup>		2		10	MHz	
				Oscillation stabilization time <sup>Note 2</sup>	After reset is released		2 <sup>15</sup> /fx	
	μ		After STOP mode is released		Note 3		s	
External clock	X1 X2	X1, X2 input frequency (fx)	REGC = V <sub>DD</sub> Duty = 50% ±5%	2		10	MHz	

Notes 1. Indicates only oscillator characteristics.

- 2. Time required to stabilize the resonator after reset or STOP mode is released.
- 3. The value differs depending on the OSTS register settings.
- Cautions 1. When using the main clock oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.
  - Keep the wiring length as short as possible.
  - Do not cross the wiring with the other signal lines.
  - Do not route the wiring near a signal line through which a high fluctuating current flows.
  - Always make the ground point of the oscillator capacitor the same potential as Vss.
  - Do not ground the capacitor to a ground pattern through which a high current flows.
  - Do not fetch signals from the oscillator.
  - 2. When the main clock is stopped and the device is operating on the subclock, wait until the oscillation stabilization time has been secured by the program before switching back to the main clock.

Resonator	Recommended Circuit	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
Crystal resonator		Oscillation frequency (f <sub>XT</sub> ) <sup>Note 1</sup>		32	32.768	35	kHz
		Oscillation stabilization time <sup>Note 2</sup>			10		s
External clock	XT1 XT2	XT1 input frequency (f <sub>XT</sub> ) <sup>Note 1</sup> Duty = 50% ±5%	REGC = VDD	32		35	kHz

## Subclock Oscillator Characteristics (TA = -40 to +110°C, VDD = 3.5 to 5.5 V, Vss = 0 V)

**Notes 1.** Indicates only oscillator characteristics.

- **2.** Time required from when V<sub>DD</sub> reaches oscillation voltage range (3.5 V (MIN.)) to when the crystal resonator stabilizes.
- Cautions 1. When using the subclock oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.
  - Keep the wiring length as short as possible.
  - Do not cross the wiring with the other signal lines.
  - Do not route the wiring near a signal line through which a high fluctuating current flows.
  - Always make the ground point of the oscillator capacitor the same potential as Vss.
  - Do not ground the capacitor to a ground pattern through which a high current flows.
  - Do not fetch signals from the oscillator.
  - 2. The subclock oscillator is designed as a low-amplitude circuit for reducing power consumption, and is more prone to malfunction due to noise than the main clock oscillator. Particular care is therefore required with the wiring method when the subclock is used.

# $(T_A = -40 \text{ to } +110^{\circ}\text{C}, V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 3.5 \text{ to } 5.5 \text{ V}, 3.5 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 3.5 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}) (1/4)$

Parameter	Symbol	Condit	ions	MAX.	Unit
Output current, high	Іон1	Per pin for P00 to P06, P10, F P42, P50 to P55, P90 to P915		-4.0	mA
		Total of P00 to P06, P30 to	EV <sub>DD</sub> = 4.0 to 5.5 V	-24	mA
		P35, P40 to P42	EV <sub>DD</sub> = 3.5 to 5.5 V	-12	mA
		Total of P50 to P55, P90 to P915	EV <sub>DD</sub> = 4.0 to 5.5 V	-24	mA
			EV <sub>DD</sub> = 3.5 to 5.5 V	-12	mA
	Іон2	Per pin for PCM0 to PCM3, P PCT4, PCT6, PDH0 to PDH5,		-4.0	mA
		Total of PCM0 to PCM3,	BV <sub>DD</sub> = 4.0 to 5.5 V	-24	mA
		PCS0, PCS1, PCT0, PCT1, PCT4, PCT6	BV <sub>DD</sub> = 3.5 to 5.5 V	-12	mA
		Total of PDL0 to PDL15,	BV <sub>DD</sub> = 4.0 to 5.5 V	-24	mA
		PDH0 to PDH5	BV <sub>DD</sub> = 3.5 to 5.5 V	-12	mA
Output current, low	Iol1	Per pin for P00 to P06, P10, F P42, P50 to P55, P90 to P915		8	mA
		Per pin for P36 to P39	EV <sub>DD</sub> = 4.0 to 5.5 V	12	mA
			EV <sub>DD</sub> = 3.5 to 5.5 V	6.4	mA
		Total of P00 to P06, P30 to P3	37, P40 to P42	24	mA
		Total of P38, P39, P50 to P55, P90 to P915		24	mA
	IOL2	Per pin for PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6, PDH0 to PDH5, PDL0 to PDL15		8	mA
		Total of PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6		24	mA
		Total of PDL0 to PDL15, PDH0 to PDH5		24	mA

 $(T_A = -40 \text{ to } +110^{\circ}\text{C}, V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 3.5 \text{ to } 5.5 \text{ V}, 3.5 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 3.5 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V})$  (2/4)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input voltage, high	VIH1	Note 1	0.7EVDD		EVDD	V
	V <sub>IH2</sub>	Note 2	0.8EVDD		EVDD	V
	Vінз	Note 3	0.7BVDD		BVDD	V
	VIH4	P70 to P77	0.7AVREF0		AV <sub>REF0</sub>	V
	VIH5	P10, P11 <sup>Note 4</sup>	0.7AVREF1		AV <sub>REF1</sub>	V
	VIH6	P36, P37	0.7EVDD		12 <sup>Note 5</sup>	V
	VIH7	X1, X2, XT1, XT2	V <sub>DD</sub> - 0.5		VDD	V
Input voltage, low	VIL1	Note 1	EVss		0.3EVDD	V
	VIL2	Note 2	EVss		0.2EVDD	V
	VIL3	Note 3	BVss		0.3BVDD	V
	VIL4	P70 to P77	AVss		0.3AVREF0	V
	VIL5	P10, P11 <sup>Note 4</sup>	AVss		0.3AV <sub>REF1</sub>	V
	VIL6	P36, P37	EVss		0.3EVDD	V
	VIL7	X1, X2, XT1, XT2	Vss		0.4	V

Notes 1. P00, P01, P30, P41, P98, P911 and their alternate-function pins.

- **2.** RESET, P02 to P06, P31 to P35, P38, P39, P40, P42, P50 to P55, P90 to P97, P99, P910, P912 to P915 and their alternate-function pins.
- **3.** PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6, PDL0 to PDL15, PDH0 to PDH5 and their alternate-function pins.
- 4. When used as port pins, set  $AV_{REF1} = AV_{REF0} = V_{DD}$ .
- 5. When an on-chip pull-up resistor is not specified by a mask option. EVDD when a pull-up resistor is specified.

$(T_{A} = -40 \text{ to } +110^{\circ}\text{C}, \text{ V}_{DD} = \text{EV}_{DD} = \text{AV}_{\text{REF0}} = 3.5 \text{ to } 5.5 \text{ V}, 3.5 \text{ V} \leq \text{BV}_{DD} \leq \text{V}_{DD}, 3.5 \text{ V} \leq \text{AV}_{\text{REF1}} \leq \text{V}_{DD}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS}} = \text{BV}_{\text{SS}} = \text{BV}_{\text{SS}} = 10^{\circ}\text{C}, \text{V}_{\text{SS}} = 10^{\circ}\text{C}, \text{V}_{$
$= AV_{SS} = 0 V) (3/4)$

Parameter	Symbol	C	Conditions	MIN.	TYP.	MAX.	Unit
Output voltage, high	V <sub>OH1</sub>	Note 1	Iон = −1.6 mA, EV <sub>DD</sub> = 4.0 to 5.5 V	EV <sub>DD</sub> - 1.0		EVDD	V
		Note 2	Iон = -0.08 mA, EV <sub>DD</sub> = 3.5 to 5.5 V	EV <sub>DD</sub> - 0.5		EVDD	V
	V <sub>OH2</sub>	Note 3	Iон = -1.6 mA, BV <sub>DD</sub> = 4.0 to 5.5 V	BV <sub>DD</sub> - 1.0		BVdd	V
		Note 4	Iон = -0.08 mA, BV <sub>DD</sub> = 3.5 to 5.5 V	BV <sub>DD</sub> - 0.5		BVdd	V
	Vонз	P10, P11 <sup>Note 5</sup>	Іон = -1.6 mA	AV <sub>REF1</sub> – 1.0		AV <sub>REF1</sub>	V
			Іон = -0.08 mA	AV <sub>REF1</sub> – 0.5		AV <sub>REF1</sub>	V
Output voltage, low	Vol1	Note 6	IoL = 1.6 mA <sup>Note 7</sup>	0		0.8	V
	Vol2	Note 8	IoL = 1.6 mA <sup>Note 7</sup>	0		0.8	V
	Vol3	P10, P11 <sup>Note 5</sup>	IoL = 1.6 mA	0		0.8	V
	Vol4	P36 to P39	Io∟ = 12 mA, EV <sub>DD</sub> = 4.0 to 5.5 V	0		2.0	V
			Io∟ = 6.4 mA, EV <sub>DD</sub> = 3.5 to 5.5 V	0		1.0	V
	Vol5	P614, P615	Io∟ = 8 mA, EV <sub>DD</sub> = 4.0 to 5.5 V	0		2.0	V
			Io∟ = 4 mA, EV <sub>DD</sub> = 3.5 to 5.5 V	0		1.0	V
Input leakage current, high	Іцн	$V_{\text{IN}} = V_{\text{DD}}$	•			10.0	μA
Input leakage current, low	ILIL	$V_{IN} = 0 V$				-10.0	μA
Output leakage current, high	Ігон	Vo = VDD				10.0	μA
Output leakage current, low	LOL	Vo = 0 V				-10.0	μA
Pull-up resistor	R∟	VIN = 0 V		10	30	120	kΩ

**Notes 1.** Total of P00 to P06, P30 to P35, P40 to P42 and their alternate-function pins:  $I_{OH} = -24$  mA, total of P50 to P55, P90 to P915 and their alternate-function pins:  $I_{OH} = -24$  mA.

- **2.** Total of P00 to P06, P30 to P35, P40 to P42 and their alternate-function pins:  $I_{OH} = -12 \text{ mA}$ , total of P50 to P55, P90 to P915 and their alternate-function pins:  $I_{OH} = -12 \text{ mA}$ .
- **3.** Total of PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6: I<sub>OH</sub> = -24 mA, total of PDH0 to PDH5, PDL0 to PDL15 and their alternate-function pins: I<sub>OH</sub> = -24 mA.
- 4. Total of PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6:  $I_{OH} = -12 \text{ mA}$ , total of PDH0 to PDH5, PDL0 to PDL15 and their alternate-function pins:  $I_{OH} = -12 \text{ mA}$ .
- 5. When used as port pins, set  $AV_{REF1} = AV_{REF0} = V_{DD}$ .
- **6.** Total of P00 to P06, P30 to P37, P40 to P42 and their alternate-function pins:  $I_{OL} = 24 \text{ mA}$ , total of P38, P39, P50 to P55, P90 to P915 and their alternate-function pins:  $I_{OL} = 24 \text{ mA}$ .
- 7. Refer to  $I_{OL1}$  for  $I_{OL}$  of P36 to P39.
- **8.** Total of PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6 and their alternate-function pins: IoL = 24 mA, total of PDH0 to PDH5, PDL0 to PDL15 and their alternate-function pins: IoL = 24 mA.

## $(T_A = -40 \text{ to } +110^{\circ}\text{C}, V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 3.5 \text{ to } 5.5 \text{ V}, 3.5 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 3.5 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V})$ (4/4)

Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
Supply current <sup>Note</sup>	Idd1	Normal operation All peripheral	fxx = 20 MHz (fx = 5 MHz) (in PLL mode) REGC = V <sub>DD</sub> = 5 V ±10%		30	47	mA
		functions operating	fxx = 16 MHz (fx = 4 MHz) (in PLL mode) REGC = Capacity $V_{DD} = 5 V \pm 10\%$		18	32	mA
	Idd2	HALT mode All peripheral functions	fxx = 20 MHz (fx = 5 MHz) (in PLL mode) REGC = V <sub>DD</sub> = 5 V ±10%		17	27	mA
		operating	fxx = 16 MHz (fx = 4 MHz) (in PLL mode) REGC = Capacity $V_{DD} = 5 V \pm 10\%$		10	20	mA
	Idd3	IDLE mode Watch timer operating	fx = 5 MHz (when PLL mode off) REGC = V <sub>DD</sub> = 5 V ±10%		900	3300	μA
			fx = 4 MHz (when PLL mode off) REGC = Capacity V <sub>DD</sub> = 5 V ±10%		600	2300	μA
	Idd4	Subclock operating mode	f <sub>XT</sub> = 32.768 kHz Main clock stopped		70	1460	μA
	Idds	Subclock IDLE mode	f <sub>XT</sub> = 32.768 kHz Main clock stopped, watch timer operating		15	1360	μA
	Idd6	STOP mode	Subclock stopped (XT1 = Vss, when PSMR.XTSTP bit = 1)		0.1	1330	μA

Note Total current of VDD, EVDD, and BVDD (all ports stopped). AVREFO is not included.


- Remark fxx: Main clock frequency
  - fx: Main clock oscillation frequency
  - fxT: Subclock frequency

## **Data Retention Characteristics**


## STOP Mode ( $T_A = -40$ to +110°C)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention voltage	VDDDR	STOP mode	2.0		5.5	V
STOP release signal input time	<b>t</b> DREL		0			μs


## Caution Shifting to STOP mode and restoring from STOP mode must be performed within the rated operating range.




## AC Test Input Measurement Points (VDD, AVREFO, EVDD, BVDD)



### **AC Test Output Measurement Points**




## Load Conditions



## CLKOUT Output Timing (TA = -40 to +110°C, VDD = EVDD = AVREF0 = 3.5 to 5.5 V, 3.5 V $\leq$ BVDD $\leq$ VDD, 3.5 V $\leq$ AVREF1 $\leq$ VDD, VSS = EVSS = BVSS = AVSS = 0 V, CL = 50 pF)

Parameter	Sym	bol	Conditions	MIN.	MAX.	Unit
Output cycle	tсук	<1>		50 ns	30.6 <i>µ</i> s	
High-level width	twкн	<2>	VDD = 4.0 to 5.5 V	tсүк/2 – 18		ns
			V <sub>DD</sub> = 3.5 to 5.5 V	tсүк/2 – 26		ns
Low-level width	twĸ∟	<3>	V <sub>DD</sub> = 4.0 to 5.5 V	tсүк/2 – 18		ns
			V <sub>DD</sub> = 3.5 to 5.5 V	tсүк/2 – 26		ns
Rise time	tкв	<4>	V <sub>DD</sub> = 4.0 to 5.5 V		18	ns
			V <sub>DD</sub> = 3.5 to 5.5 V		26	ns
Fall time	tĸŗ	<5>	V <sub>DD</sub> = 4.0 to 5.5 V		18	ns
			V <sub>DD</sub> = 3.5 to 5.5 V		26	ns

## **Clock Timing**



### **Basic Operation**

## (1) Reset/external interrupt timing

## $(T_A = -40 \text{ to } +110^{\circ}\text{C}, \text{V}_{DD} = \text{EV}_{DD} = \text{AV}_{\text{REF0}} = 3.5 \text{ to } 5.5 \text{ V}, 3.5 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 3.5 \text{ V} \le \text{AV}_{\text{REF1}} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{ C}_{L} = 50 \text{ pF}$


Parameter	Sym	bol	Conditions		MIN.	MAX.	Unit
RESET low-level width	twrsl1	<87>	Reset	Reset in power-on status			μs
	twrsl2	<88>	Power	Power-on-reset when REGC = VDD			μs
			Note	tv <sub>R</sub> > 150 μs	10		μs
				tv <sub>R</sub> ≤ 150 <i>μ</i> s	45		μs
NMI high-level width	twnih	<89>	Analog	g noise elimination	1		μs
NMI low-level width	twni∟	<90>	Analog	g noise elimination	1		μs
INTPn high-level width	twiтн	<91>	n = 0 to 6 (analog noise elimination)		600		ns
INTPn low-level width	twı⊤∟	<92>	n = 0 t	to 6 (analog noise elimination)	600		ns

**Note** Power-on-reset when REGC = Capacity

Remarks 1. tvr: Time required for VDD to reach 0 V to 4.0 V (= operation lower-limit voltage)

**2.** The above specification shows the pulse width that is accurately detected as a valid edge. If a pulse narrower than the above specification is input, therefore, it may also be detected as a valid edge.

#### **Reset/Interrupt**



## **Timer Timing**

 $(T_A = -40 \text{ to } +110^{\circ}\text{C}, V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 3.5 \text{ to } 5.5 \text{ V}, 3.5 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 3.5 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{ C}_{L} = 50 \text{ pF}$ 

Parameter	Syn	nbol	Conditions	MIN.	MAX.	Unit
TI0n high-level width	tтюн	<93>	$REGC = V_{DD} = 5 V \pm 10\%$	2/fsam + 100 <sup>Note</sup>		ns
TI0n low-level width	t⊤ıo∟	<94>	REGC = Capacity, $V_{DD}$ = 4.0 to 5.5 V, REGC = $V_{DD}$ = 3.5 to 5.5 V	2/fsam + 200 <sup>Note</sup>		ns
TI5m high-level width	tтısн	<95>	REGC = V <sub>DD</sub> = 5 V ±10%	50		ns
TI5m low-level width	t⊤ıs∟	<96>	$\label{eq:REGC} \begin{split} \text{REGC} &= \text{Capacity}, \ \text{V}_{\text{DD}} = 4.0 \ \text{to} \ 5.5 \ \text{V}, \\ \text{REGC} &= \text{V}_{\text{DD}} = 3.5 \ \text{to} \ 5.5 \ \text{V} \end{split}$	100		ns


### **Note** fsam = Timer count clock

However,  $f_{sam} = f_{xx}/4$  when the TIOn valid edge is selected as the timer count clock.

## **Remarks 1.** n = 00, 01, 10, 11, 20, 21, 30, 31

- m = 0, 1
- **2.** The above specification shows the pulse width that is accurately detected as a valid edge. If a pulse narrower than the above specification is input, therefore, it may also be detected as a valid edge.

### **Timer Input Timing**



## **UART Timing**

 $(T_A = -40 \text{ to } +110^{\circ}\text{C}, \text{V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 3.5 \text{ to } 5.5 \text{ V}, 3.5 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 3.5 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{CL} = 50 \text{ pF}$ 

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
Transmit rate				312.5	kbps
ASCK0 frequency		REGC = V <sub>DD</sub> = 5 V ±10%		12	MHz
		$\begin{aligned} \text{REGC} &= \text{Capacity}, \text{V}_{\text{DD}} = 4.0 \text{ to } 5.5 \text{ V}, \\ \text{REGC} &= \text{V}_{\text{DD}} = 3.5 \text{ to } 5.5 \text{ V} \end{aligned}$		6	MHz

## **CSI0** Timing

### (1) Master mode

## $(T_{A} = -40 \text{ to } +110^{\circ}\text{C}, \text{ V}_{DD} = \text{EV}_{DD} = \text{AV}_{\text{REF0}} = 3.5 \text{ to } 5.5 \text{ V}, 3.5 \text{ V} \leq \text{BV}_{DD} \leq \text{V}_{DD}, 3.5 \text{ V} \leq \text{AV}_{\text{REF1}} \leq \text{V}_{DD}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS}} = \text{BV}_{\text{SS}} = \text{AV}_{\text{SS}} = 0 \text{ V}, \text{CL} = 50 \text{ pF}$

Parameter	Sym	bol	Conditions	MIN.	MAX.	Unit
SCK0n cycle time	tkcy1	<99>	REGC = V <sub>DD</sub> = 4.0 to 5.5 V	200		ns
			$\label{eq:REGC} \begin{array}{l} REGC = Capacity, \ V_{DD} = 4.0 \ \text{to} \ 5.5 \ V, \\ REGC = V_{DD} = 3.5 \ \text{to} \ 5.5 \ V \end{array}$	400		ns
SCK0n high-/low-level width	tкнı, tĸ∟ı	<100>		tксү1/2 – 30		ns
SI0n setup time (to SCK0n)	tsik1	<101>	REGC = $V_{DD}$ = 4.0 to 5.5 V	33		ns
			$\label{eq:REGC} \begin{split} REGC &= Capacity,  V_{DD} = 4.0 \text{ to } 5.5 \text{ V}, \\ REGC &= V_{DD} = 3.5 \text{ to } 5.5 \text{ V} \end{split}$	58		ns
SI0n hold time (from SCK0n)	tksi1	<102>	REGC = V <sub>DD</sub> = 5 V ±10%	30		ns
			$\begin{aligned} \text{REGC} &= \text{Capacity}, \text{V}_{\text{DD}} = 4.0 \text{ to } 5.5 \text{ V}, \\ \text{REGC} &= \text{V}_{\text{DD}} = 3.5 \text{ to } 5.5 \text{ V} \end{aligned}$	50		ns
Delay time from SCK0n to SO0n	tkso1	<103>	REGC = $V_{DD}$ = 4.0 to 5.5 V		30	ns
output			$\label{eq:REGC} \begin{split} \text{REGC} &= \text{Capacity},  \text{V}_{\text{DD}} = 4.0 \text{ to } 5.5 \text{ V}, \\ \text{REGC} &= \text{V}_{\text{DD}} = 3.5 \text{ to } 5.5 \text{ V} \end{split}$		60	ns


**Remark** n = 0, 1

#### (2) Slave mode

## $(T_{A} = -40 \text{ to } +110^{\circ}\text{C}, \text{ V}_{DD} = \text{EV}_{DD} = \text{AV}_{\text{REF0}} = 3.5 \text{ to } 5.5 \text{ V}, 3.5 \text{ V} \leq \text{BV}_{DD} \leq \text{V}_{DD}, 3.5 \text{ V} \leq \text{AV}_{\text{REF1}} \leq \text{V}_{DD}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS}} = \text{BV}_{\text{SS}} = \text{AV}_{\text{SS}} = 0 \text{ V}, \text{CL} = 50 \text{ pF}$

Parameter	Sym	bol	Conditions	MIN.	MAX.	Unit
SCK0n cycle time	<b>t</b> ксү2	<99>	REGC = V <sub>DD</sub> = 4.0 to 5.5 V	200		ns
			$\label{eq:REGC} \begin{split} \text{REGC} &= \text{Capacity},  \text{V}_{\text{DD}} = 4.0 \text{ to } 5.5 \text{ V}, \\ \text{REGC} &= \text{V}_{\text{DD}} = 3.5 \text{ to } 5.5 \text{ V} \end{split}$	400		ns
SCK0n high-/low-level width	tкн2, tкL2	<100>	REGC = V <sub>DD</sub> = 4.0 to 5.5 V	45		ns
			$\label{eq:REGC} \begin{split} \text{REGC} &= \text{Capacity}, \ \text{V}_{\text{DD}} = 4.0 \ \text{to} \ 5.5 \ \text{V}, \\ \text{REGC} &= \text{V}_{\text{DD}} = 3.5 \ \text{to} \ 5.5 \ \text{V} \end{split}$	90		ns
SI0n setup time (to SCK0n)	tsik2	<101>	REGC = $V_{DD}$ = 4.0 to 5.5 V	30		ns
			$\begin{aligned} \text{REGC} &= \text{Capacity}, \text{V}_{\text{DD}} = 4.0 \text{ to } 5.5 \text{ V}, \\ \text{REGC} &= \text{V}_{\text{DD}} = 3.5 \text{ to } 5.5 \text{ V} \end{aligned}$	60		ns
SI0n hold time (from SCK0n)	tksi2	<102>	REGC = V <sub>DD</sub> = 4.0 to 5.5 V	30		ns
			$\begin{aligned} \text{REGC} &= \text{Capacity}, \text{V}_{\text{DD}} = 4.0 \text{ to } 5.5 \text{ V}, \\ \text{REGC} &= \text{V}_{\text{DD}} = 3.5 \text{ to } 5.5 \text{ V} \end{aligned}$	60		ns
Delay time from SCK0n to SO0n	tkso2	<103>	REGC = V <sub>DD</sub> = 4.0 to 5.5 V		50	ns
output			$\label{eq:REGC} \begin{split} \text{REGC} &= \text{Capacity}, \ \text{V}_{\text{DD}} = 4.0 \ \text{to} \ 5.5 \ \text{V}, \\ \text{REGC} &= \text{V}_{\text{DD}} = 3.5 \ \text{to} \ 5.5 \ \text{V} \end{split}$		100	ns

**Remark** n = 0, 1



### **CSIA** Timing

### (1) Master mode

## $(T_{A} = -40 \text{ to } +110^{\circ}\text{C}, \text{ V}_{DD} = \text{EV}_{DD} = \text{AV}_{\text{REF0}} = 3.5 \text{ to } 5.5 \text{ V}, 3.5 \text{ V} \leq \text{BV}_{DD} \leq \text{V}_{DD}, 3.5 \text{ V} \leq \text{AV}_{\text{REF1}} \leq \text{V}_{DD}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS}} = \text{BV}_{\text{SS}} = \text{AV}_{\text{SS}} = 0 \text{ V}, \text{CL} = 50 \text{ pF}$

Parameter	Syn	nbol	Conditions	MIN.	MAX.	Unit
SCKAn cycle time	tксүз	<99>	REGC = $V_{DD}$ = 4.0 to 5.5 V	500		ns
			$\begin{aligned} \text{REGC} &= \text{Capacity}, \text{V}_{\text{DD}} = 4.0 \text{ to } 5.5 \text{ V}, \\ \text{REGC} &= \text{V}_{\text{DD}} = 3.5 \text{ to } 5.5 \text{ V} \end{aligned}$	1000		ns
SCKAn high-/low-level width	tкнз, tк∟з	<100>		tксүз/2 — 30		ns
SIAn setup time (to SCKAn↑)	tsik3	<101>	REGC = $V_{DD}$ = 4.0 to 5.5 V	39		ns
			$\begin{aligned} \text{REGC} &= \text{Capacity}, \text{V}_{\text{DD}} = 4.0 \text{ to } 5.5 \text{ V}, \\ \text{REGC} &= \text{V}_{\text{DD}} = 3.5 \text{ to } 5.5 \text{ V} \end{aligned}$	68		ns
SIAn hold time (from $\overline{\text{SCKAn}}$ )	tหรเง	<102>	REGC = $V_{DD}$ = 4.0 to 5.5 V	30		ns
			$\label{eq:REGC} \begin{array}{l} REGC = Capacity, \ V_{DD} = 4.0 \ \text{to} \ 5.5 \ V, \\ REGC = V_{DD} = 3.5 \ \text{to} \ 5.5 \ V \end{array}$	60		ns
Delay time from $\overline{\operatorname{SCKAn}}\downarrow$ to SOAn	tкsoз	<103>	REGC = V <sub>DD</sub> = 4.0 to 5.5 V		30	ns
output			$\label{eq:REGC} \begin{split} \text{REGC} &= \text{Capacity},  \text{V}_{\text{DD}} = 4.0 \text{ to } 5.5 \text{ V}, \\ \text{REGC} &= \text{V}_{\text{DD}} = 3.5 \text{ to } 5.5 \text{ V} \end{split}$		60	ns

**Remark** n = 0, 1


## (2) Slave mode

## $(T_{A} = -40 \text{ to } +110^{\circ}\text{C}, \text{ V}_{DD} = \text{EV}_{DD} = \text{AV}_{\text{REF0}} = 3.5 \text{ to } 5.5 \text{ V}, 3.5 \text{ V} \leq \text{BV}_{DD} \leq \text{V}_{DD}, 3.5 \text{ V} \leq \text{AV}_{\text{REF1}} \leq \text{V}_{DD}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS}} = \text{BV}_{\text{SS}} = \text{AV}_{\text{SS}} = 0 \text{ V}, \text{CL} = 50 \text{ pF}$

Parameter	Sym	nbol	Conditions	MIN.	MAX.	Unit
SCKAn cycle time	<b>t</b> ксү4	<99>	$REGC = V_{DD} = 4.0 \text{ to } 5.5 \text{ V}$	840		ns
			$\label{eq:REGC} \begin{split} \text{REGC} &= \text{Capacity},  \text{V}_{\text{DD}} = 4.0 \text{ to } 5.5 \text{ V}, \\ \text{REGC} &= \text{V}_{\text{DD}} = 3.5 \text{ to } 5.5 \text{ V} \end{split}$	1700		ns
SCKAn high-/low-level width	tĸн4, tĸ∟4	<100>		tkcy4/2- 30		ns
SIAn setup time (to SCKAn↑)	tsik4	<101>	$REGC = V_{DD} = 4.0 \text{ to } 5.5 \text{ V}$	50		ns
			$\begin{aligned} \text{REGC} &= \text{Capacity}, \text{V}_{\text{DD}} = 4.0 \text{ to } 5.5 \text{ V}, \\ \text{REGC} &= \text{V}_{\text{DD}} = 3.5 \text{ to } 5.5 \text{ V} \end{aligned}$	100		ns
SIAn hold time (from $\overline{\text{SCKAn}}\uparrow$ )	tksi4	<102>	$REGC = V_{DD} = 4.0 \text{ to } 5.5 \text{ V}$	50		ns
			$\begin{aligned} \text{REGC} &= \text{Capacity}, \text{V}_{\text{DD}} = 4.0 \text{ to } 5.5 \text{ V}, \\ \text{REGC} &= \text{V}_{\text{DD}} = 3.5 \text{ to } 5.5 \text{ V} \end{aligned}$	100		ns
Delay time from $\overline{\operatorname{SCKAn}}\downarrow$ to SOAn	tkso4	<103>	REGC = V <sub>DD</sub> = 4.0 to 5.5 V		$t_{CY} \times 2 + 30^{Note}$	ns
output			$\label{eq:REGC} \begin{array}{l} REGC = Capacity, \ V_{DD} = 4.0 \ \text{to} \ 5.5 \ V, \\ \\ REGC = V_{DD} = 3.5 \ \text{to} \ 5.5 \ V \end{array}$		$t_{CY} \times 2 + 60^{Note}$	ns

**Note** tcy: Internal clock output cycle

fxx (CSISn.CKSAn1, CSISn.CKSAn0 bits = 00), fxx/2 (CKSAn1, CKSAn0 bits = 01) fxx/2<sup>2</sup> (CKSAn1, CKSAn0 bits = 10), fxx/2<sup>3</sup> (CKSAn1, CKSAn0 bits = 11)



#### I<sup>2</sup>C Bus Mode (Y Products (Products with On-Chip I<sup>2</sup>C) Only)

Pa	irameter	Sym	nbol	Norma	al Mode	High-Spe	ed Mode	Unit
				MIN.	MAX.	MIN.	MAX.	
SCL0 clock free	SCL0 clock frequency			0	100	0	400	kHz
Bus free time (Between start	and stop conditions)	<b>t</b> BUF	<104>	4.7	-	1.3	_	μs
Hold time <sup>Note 1</sup>		thd:sta	<105>	4.0	-	0.6	-	μs
SCL0 clock low	-level width	tLow	<106>	4.7	-	1.3	_	μs
SCL0 clock high-level width		tніgн	<107>	4.0	_	0.6	_	μs
Setup time for s conditions	start/restart	tsu:sta	<108>	4.7	-	0.6	-	μs
Data hold time	CBUS compatible master	thd:dat	<109>	5.0	-	-	_	μs
	I <sup>2</sup> C mode			0 <sup>Note 2</sup>	-	0 <sup>Note 2</sup>	0.9 <sup>Note 3</sup>	μs
Data setup time	9	tsu:dat	<110>	250	-	100 <sup>Note 4</sup>	_	ns
SDA0 and SCL	0 signal rise time	tR	<111>	-	1000	20 + 0.1Cb <sup>Note 5</sup>	300	ns
SDA0 and SCL	0 signal fall time	t⊧	<112>	_	300	20 + 0.1Cb <sup>Note 5</sup>	300	ns
Stop condition	setup time	tsu:sto	<113>	4.0	-	0.6	-	μs
Pulse width of s input filter	spike suppressed by	tsp	<114>	_	-	0	50	ns
Capacitance lo	ad of each bus line	Cb	•	_	400	_	400	pF


 $(T_A = -40 \text{ to } +110^{\circ}\text{C}, \text{V}_{DD} = \text{EV}_{DD} = \text{AV}_{\text{REF0}} = 3.5 \text{ to } 5.5 \text{ V}, 3.5 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 3.5 \text{ V} \le \text{AV}_{\text{REF1}} \le \text{V}_{DD}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS}} = \text{BV}_{\text{SS}} = \text{AV}_{\text{SS}} = 0 \text{ V}, \text{CL} = 50 \text{ pF}$ 

Notes 1. At the start condition, the first clock pulse is generated after the hold time.

2. The system requires a minimum of 300 ns hold time internally for the SDA0 signal (at VIHmin. of SCL0 signal) in order to occupy the undefined area at the falling edge of SCL0.

- **3.** If the system does not extend the SCL0 signal low hold time (tLow), only the maximum data hold time (tHD:DAT) needs to be satisfied.
- **4.** The high-speed mode l<sup>2</sup>C bus can be used in the normal-mode l<sup>2</sup>C bus system. In this case, set the high-speed mode l<sup>2</sup>C bus so that it meets the following conditions.
  - If the system does not extend the SCL0 signal's low state hold time: tsu:DAT ≥ 250 ns
  - If the system extends the SCL0 signal's low state hold time: Transmit the following data bit to the SDA0 line prior to the SCL0 line release (t<sub>Rmax</sub> + t<sub>SU:DAT</sub> = 1000 + 250 = 1250 ns: Normal mode l<sup>2</sup>C bus specification).
- 5. Cb: Total capacitance of one bus line (unit: pF)





#### A/D Converter

 $(T_{A} = -40 \text{ to } +110^{\circ}\text{C}, V_{DD} = \text{EV}_{DD} = \text{AV}_{\text{REF0}} = 3.5 \text{ to } 5.5 \text{ V}, 3.5 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 3.5 \text{ V} \le \text{AV}_{\text{REF1}} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V})$ 

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution			10	10	10	bit
Overall error <sup>Note 1</sup>		$4.0 \le AV_{\text{REF0}} \le 5.5 \text{ V}$		±0.2	±0.6	%FSR
		$3.5 \leq AV_{\text{REF0}} \leq 4.0 \text{ V}$		±0.3	±0.8	%FSR
Conversion time	tconv	$4.0 \leq AV_{REF0} \leq 5.5 \ V$	14		60	μs
		$3.5 \leq AV_{\text{REF0}} \leq 4.0 \text{ V}$	17		60	μs
Zero-scale error <sup>Note 1</sup>		$4.0 \leq AV_{REF0} \leq 5.5 \ V$			±0.6	%FSR
		$3.5 \leq AV_{\text{REF0}} \leq 4.0 \text{ V}$			±0.8	%FSR
Full-scale error <sup>Note 1</sup>		$4.0 \le AV_{\text{REF0}} \le 5.5 \text{ V}$			±0.6	%FSR
		$3.5 \leq AV_{\text{REF0}} \leq 4.0 \text{ V}$			±0.8	%FSR
Non-linearity error <sup>Note 2</sup>		$4.0 \leq AV_{REF0} \leq 5.5 \ V$			±4.5	LSB
		$3.5 \leq AV_{\text{REF0}} \leq 4.0 \text{ V}$			±6.5	LSB
Differential linearity		$4.0 \leq AV_{REF0} \leq 5.5 \ V$			±2.0	LSB
error <sup>Note 2</sup>		$3.5 \leq AV_{\text{REF0}} \leq 4.0 \text{ V}$			±2.5	LSB
Analog input voltage	VIAN		0		AV <sub>REF0</sub>	V
AVREFO current	<b>IA</b> REF0	When using A/D converter		1.0	2.0	mA
		When not using A/D converter		1.0	10	μA

Notes 1. Excluding quantization error ( $\pm 0.05$ %FSR).

- 2. Excluding quantization error (±0.5 LSB).
- Remark LSB: Least Significant Bit FSR: Full Scale Range

### **D/A Converter**

 $(T_{A} = -40 \text{ to } +110^{\circ}\text{C}, V_{DD} = \text{EV}_{DD} = \text{AV}_{\text{REF0}} = 3.5 \text{ to } 5.5 \text{ V}, 3.5 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 3.5 \text{ V} \le \text{AV}_{\text{REF1}} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V})$ 

Parameter	Symbol		Conditions		TYP.	MAX.	Unit
Resolution						8	bit
Overall error <sup>Notes 1, 2</sup>		Load conditi	on = 2 M $\Omega$			1.2	%FSR
		Load conditi	ad condition = 4 M $\Omega$			0.8	%FSR
		Load conditi	oad condition = 10 M $\Omega$			0.6	%FSR
Settling time <sup>Note 2</sup>		C = 30 pF	C = 30 pF V <sub>DD</sub> = 4.5 to 5.5 V			10	μs
			V <sub>DD</sub> = 3.5 to 4.5 V			15	μs
Output resistance <sup>Note 3</sup>	Ro	Output data:	DACSn register = 55H		8		kΩ
AVREF1 current <sup>Note 4</sup>	IAV <sub>REF1</sub>	During D/A conversion			1.5	3.0	mA
		When D/A c	onversion stopped		1.0	10	μA

**Notes 1.** Excluding quantization error (±0.2 %FSR).

2. R is the D/A converter output pin load resistance, and C is the D/A converter output pin load capacitance.

- 3. Value of 1 channel of D/A converter
- 4. Value of 2 channels of D/A converter

**Remark** n = 0, 1

## CHAPTER 31 ELECTRICAL SPECIFICATIONS ((A2) GRADE PRODUCTS)

(A2) grade products are as follows.

μPD703212(A2), 703212Y(A2), 703213(A2), 703213Y(A2), 703214(A2), 703214Y(A2)

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage	Vdd	VDD = EVDD = AVREF0	-0.3 to +6.5	V
	BVDD	BV <sub>DD</sub> ≤ V <sub>DD</sub>	-0.3 to V <sub>DD</sub> + 0.3 <sup>Note 1</sup>	V
	EVDD	VDD = EVDD = AVREFO	-0.3 to +6.5	V
	AV <sub>REF0</sub>	VDD = EVDD = AVREF0	-0.3 to +6.5	V
	AV <sub>REF1</sub>	AV <sub>REF1</sub> ≤ V <sub>DD</sub> (D/A output mode) AV <sub>REF1</sub> = AV <sub>REF0</sub> = V <sub>DD</sub> (port mode)	-0.3 to V <sub>DD</sub> + 0.3 <sup>Note 1</sup>	V
	Vss	Vss = EVss = BVss = AVss	-0.3 to +0.3	V
	AVss	Vss = EVss = BVss = AVss	-0.3 to +0.3	V
	BVss	Vss = EVss = BVss = AVss	-0.3 to +0.3	V
	EVss	Vss = EVss = BVss = AVss	-0.3 to +0.3	V
Input voltage	VII	P00 to P06, P30 to P35, P38, P39, P40 to P42, P50 to P55, P90 to P915, RESET	-0.3 to EV <sub>DD</sub> + 0.3 <sup>Note 1</sup>	V
	VI2	PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6, PDL0 to PDL15, PDH0 to PDH5	-0.3 to BV <sub>DD</sub> + 0.3 <sup>Note 1</sup>	V
	Vıз	P10, P11	-0.3 to AV <sub>REF1</sub> + 0.3 <sup>Note 1</sup>	V
	V <sub>I4</sub>	P36, P37	-0.3 to +13 <sup>Note 2</sup>	V
	VI5	X1, X2, XT1, XT2	-0.3 to V <sub>DD</sub> + 0.3 <sup>Note 1</sup>	V
Analog input voltage	VIAN	P70 to P77	-0.3 to AVREF0 + 0.3 <sup>Note 1</sup>	V

## Absolute Maximum Ratings (T<sub>A</sub> = 25°C) (1/2)

**Notes 1.** Be sure not to exceed the absolute maximum ratings (MAX. value) of each supply voltage.

2. When an on-chip pull-up resistor is not specified by a mask option. The same as V<sub>11</sub> when a pull-up resistor is specified.

Parameter	Symbol	Conditions		Ratings	Unit
Output current, low	lo∟	P00 to P06, P10, P11, P30 to P35, P40 to P42, P50 to P55, P90 to P915, PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6, PDL0 to PDL15, PDH0 to PDH5	Per pin	14	mA
		P36 to P39		21	mA
		P00 to P06, P30 to P39, P40 to P42	Total of all	24.5	mA
		P50 to P55, P90 to P915	pins: 49 mA	24.5	mA
		PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6	Total of all pins:	24.5	mA
		PDL0 to PDL15, PDH0 to PDH5	49 mA	24.5	mA
Output current, high	Іон	Per pin		-7	mA
		P00 to P06, P30 to P35, P40 to P42	Total of all	-21	mA
		P50 to P55, P90 to P915	pins: –42 mA	-21	mA
		PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6	Total of all pins:	-21	mA
		PDL0 to PDL15, PDH0 to PDH5	–42 mA	-21	mA
		P10, P11	Per pin	-7	mA
Operating ambient temperature	TA			-40 to +125	°C
Storage temperature	Tstg			-65 to +150	°C

### Absolute Maximum Ratings (T<sub>A</sub> = 25°C) (2/2)

Cautions 1. Do not directly connect the output (or I/O) pins of IC products to each other, or to VDD, VCC, and GND. Open-drain pins or open-collector pins, however, can be directly connected to each other. Direct connection of the output pins between an IC product and an external circuit is possible, if the output pins can be set to the high-impedance state and the output timing of the external circuit is designed to avoid output conflict.

2. Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded. The ratings and conditions indicated for DC characteristics and AC characteristics represent the quality assurance range during normal operation.

Capacitance (TA = 25°C, VDD = EVDD = AVREF0 = BVDD = AVREF1 = VSS = EVSS = BVSS = AVSS = 0 V)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Input capacitance	Cı	fx = 1 MHz	P70 to P77			15	pF
I/O capacitance	Сю	Unmeasured pins	Note			15	pF
		returned to 0 V	P36 to P39			20	pF

Note P00 to P06, P10, P11, P30 to P35, P40 to P42, P50 to P55, P90 to P915, PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6, PDL0 to PDL15, PDH0 to PDH5


**Remark** fx: Main clock oscillation frequency

## Operating Conditions (TA = -40 to +125°C, VDD = EVDD = AVREF0 = 3.5 to 5.5 V, $3.5 V \le BVDD \le VDD$ , $3.5 V \le AVREF1 \le VDD$ , Vss = EVss = BVss = AVss = 0 V, CL = 50 pF)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Internal system clock frequency	fclĸ	REGC = V <sub>DD</sub> = 5 V ±10%         0.25         20           In PLL mode (fx = 2 to 4 MHz)         0.25         20		20	MHz	
		$REGC = V_{DD} = 4.0 \text{ to } 5.5 \text{ V}$ In PLL mode (fx = 2 to 4 MHz)	0.25		16	MHz
		REGC = Capacity, $V_{DD}$ = 4.0 to 5.5 V In PLL mode (fx = 2 to 4 MHz)	0.25		16	MHz
		REGC = V <sub>DD</sub> = 3.5 to 5.5 V In PLL mode (fx = 2 to 3 MHz)	0.25		12	MHz
		REGC = V <sub>DD</sub> = 3.5 to 5.5 V	0.0625		10	MHz
		REGC = $V_{DD}$ = 3.5 to 5.5 V, operating with subclock		32.768		kHz

**Remark** fx: Main clock oscillation frequency

## Internal System Clock Frequency vs. Supply Voltage



## PLL Characteristics (TA = -40 to $+125^{\circ}$ C, VDD = 3.5 to 5.5 V, Vss = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input frequency	fx		2		4	MHz
Output frequency	fxx		8		16	MHz
Lock time	<b>t</b> PLL	After VDD reaches 3.5 V (MIN.)			200	μs

Resonator	Recommended Circuit	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
Ceramic resonator	X1 X2	Oscillation frequency (fx) <sup>Note 1</sup>		2		10	MHz
		Oscillation stabilization time <sup>Note 2</sup>	After reset is released		2 <sup>15</sup> /fx		S
			After STOP mode is released		Note 3		S
Crystal resonator	X1 X2	Oscillation frequency (fx) <sup>Note 1</sup>		2		10	MHz
		Oscillation stabilization time <sup>Note 2</sup>	After reset is released		2 <sup>15</sup> /fx		S
	777		After STOP mode is released		Note 3		S
External clock	X1 X2	X1, X2 input frequency (fx)	REGC = V <sub>DD</sub> Duty = 50% ±5%	2		10	MHz

### Main Clock Oscillator Characteristics (TA = -40 to +125°C, VDD = 3.5 to 5.5 V, Vss = 0 V)

**Notes 1.** Indicates only oscillator characteristics.

- 2. Time required to stabilize the resonator after reset or STOP mode is released.
- 3. The value differs depending on the OSTS register settings.
- Cautions 1. When using the main clock oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.
  - Keep the wiring length as short as possible.
  - Do not cross the wiring with the other signal lines.
  - Do not route the wiring near a signal line through which a high fluctuating current flows.
  - Always make the ground point of the oscillator capacitor the same potential as Vss.
  - Do not ground the capacitor to a ground pattern through which a high current flows.
  - Do not fetch signals from the oscillator.
  - 2. When the main clock is stopped and the device is operating on the subclock, wait until the oscillation stabilization time has been secured by the program before switching back to the main clock.

Resonator	Recommended Circuit	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
Crystal resonator		Oscillation frequency (f <sub>XT</sub> ) <sup>Note 1</sup>		32	32.768	35	kHz
		Oscillation stabilization time <sup>Note 2</sup>			10		S
External clock	XT1 XT2	XT1 input frequency (fxr) <sup>Note 1</sup> Duty = 50% ±5%	REGC = VDD	32		35	kHz

### Subclock Oscillator Characteristics (T<sub>A</sub> = -40 to +125°C, V<sub>DD</sub> = 3.5 to 5.5 V, V<sub>SS</sub> = 0 V)

**Notes 1.** Indicates only oscillator characteristics.

- **2.** Time required from when V<sub>DD</sub> reaches oscillation voltage range (3.5 V (MIN.)) to when the crystal resonator stabilizes.
- Cautions 1. When using the subclock oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.
  - Keep the wiring length as short as possible.
  - Do not cross the wiring with the other signal lines.
  - Do not route the wiring near a signal line through which a high fluctuating current flows.
  - Always make the ground point of the oscillator capacitor the same potential as Vss.
  - Do not ground the capacitor to a ground pattern through which a high current flows.
  - Do not fetch signals from the oscillator.
  - 2. The subclock oscillator is designed as a low-amplitude circuit for reducing power consumption, and is more prone to malfunction due to noise than the main clock oscillator. Particular care is therefore required with the wiring method when the subclock is used.

# $(T_A = -40 \text{ to } +125^{\circ}\text{C}, V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 3.5 \text{ to } 5.5 \text{ V}, 3.5 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 3.5 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}) (1/4)$

Parameter	Symbol	Conditi	ons	MAX.	Unit
Output current, high	Іон1	Per pin for P00 to P06, P10, F P42, P50 to P55, P90 to P915		-3.5	mA
		Total of P00 to P06, P30 to	EV <sub>DD</sub> = 4.0 to 5.5 V	-21	mA
		P35, P40 to P42	EV <sub>DD</sub> = 3.5 to 5.5 V	-10.5	mA
		Total of P50 to P55, P90 to	EV <sub>DD</sub> = 4.0 to 5.5 V	-21	mA
		P915	EV <sub>DD</sub> = 3.5 to 5.5 V	-10.5	mA
	Іон2	Per pin for PCM0 to PCM3, P0 PCT4, PCT6, PDH0 to PDH5,		-3.5	mA
		Total of PCM0 to PCM3,	BV <sub>DD</sub> = 4.0 to 5.5 V	-21	mA
		PCS0, PCS1, PCT0, PCT1, PCT4, PCT6	BV <sub>DD</sub> = 3.5 to 5.5 V	-10.5	mA
		Total of PDL0 to PDL15,	BV <sub>DD</sub> = 4.0 to 5.5 V	-21	mA
		PDH0 to PDH5	BV <sub>DD</sub> = 3.5 to 5.5 V	-10.5	mA
Output current, low	IOL1	Per pin for P00 to P06, P10, F P42, P50 to P55, P90 to P915		7	mA
		Per pin for P36 to P39	EV <sub>DD</sub> = 4.0 to 5.5 V	10.5	mA
			EV <sub>DD</sub> = 3.5 to 5.5 V	5.6	mA
		Total of P00 to P06, P30 to P3	37, P40 to P42	21	mA
		Total of P38, P39, P50 to P55	, P90 to P915	21	mA
	Iol2	Per pin for PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6, PDH0 to PDH5, PDL0 to PDL15		7	mA
		Total of PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6		21	mA
		Total of PDL0 to PDL15, PDH	0 to PDH5	21	mA

 $(T_A = -40 \text{ to } +125^{\circ}\text{C}, V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 3.5 \text{ to } 5.5 \text{ V}, 3.5 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 3.5 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V})$  (2/4)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input voltage, high	VIH1	Note 1	0.7EVDD		EVDD	V
	V <sub>IH2</sub>	Note 2	0.8EVDD		EVDD	V
	Vінз	Note 3	0.7BVDD		BVDD	V
	VIH4	P70 to P77	0.7AVREF0		AV <sub>REF0</sub>	V
	VIH5	P10, P11 <sup>Note 4</sup>	0.7AVREF1		AV <sub>REF1</sub>	V
	VIH6	P36, P37	0.7EVDD		12 <sup>Note 5</sup>	V
	VIH7	X1, X2, XT1, XT2	V <sub>DD</sub> -0.5		VDD	V
Input voltage, low	VIL1	Note 1	EVss		0.3EVDD	V
	VIL2	Note 2	EVss		0.2EV <sub>DD</sub>	V
	VIL3	Note 3	BVss		0.3BVDD	V
	VIL4	P70 to P77	AVss		0.3AVREF0	V
	VIL5	P10, P11 <sup>Note 4</sup>	AVss		0.3AVREF1	V
	VIL6	P36, P37	EVss		0.3EV <sub>DD</sub>	V
	VIL7	X1, X2, XT1, XT2	Vss		0.4	V

Notes 1. P00, P01, P30, P41, P98, P911 and their alternate-function pins.

**2.** RESET, P02 to P06, P31 to P35, P38, P39, P40, P42, P50 to P55, P90 to P97, P99, P910, P912 to P915 and their alternate-function pins.

- **3.** PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6, PDL0 to PDL15, PDH0 to PDH5 and their alternate-function pins.
- 4. When used as port pins, set AVREF1 = AVREF0 = VDD.

5. When an on-chip pull-up resistor is not specified by a mask option. EVDD when a pull-up resistor is specified.

 $(T_A = -40 \text{ to } +125^{\circ}\text{C}, V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 3.5 \text{ to } 5.5 \text{ V}, 3.5 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 3.5 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}) (3/4)$ 

Parameter	Symbol	С	conditions	MIN.	TYP.	MAX.	Unit
Output voltage, high	V <sub>OH1</sub>	Note 1	Iон = -1.4 mA, EVpp = 4.0 to 5.5 V	EV <sub>DD</sub> - 1.0		EVdd	V
		Note 2	Iон = −0.07 mA, EV <sub>DD</sub> = 3.5 to 5.5 V	EV <sub>DD</sub> - 0.5		EVDD	V
	V <sub>OH2</sub>	Note 3	Iон = -1.4 mA, BV <sub>DD</sub> = 4.0 to 5.5 V	BV <sub>DD</sub> - 1.0		BVdd	V
		Note 4	Iон = −0.07 mA, BV <sub>DD</sub> = 3.5 to 5.5 V	BV <sub>DD</sub> - 0.5		BVdd	V
	Vонз	P10, P11 <sup>Note 5</sup>	Iон = −1.4 mA	AV <sub>REF1</sub> – 1.0		AV <sub>REF1</sub>	V
			Іон = -0.07 mA	AV <sub>REF1</sub> – 0.5		AV <sub>REF1</sub>	V
Output voltage, low	V <sub>OL1</sub>	Note 6	Io∟ = 1.4 mA <sup>Note 7</sup>	0		0.8	V
	Vol2	Note 8	Io∟ = 1.4 mA <sup>Note 7</sup>	0		0.8	V
	Vol3	P10, P11 <sup>Note 5</sup>	lo∟ = 1.4 mA	0		0.8	V
	Vol4	P36 to P39	Io∟ = 10.5 mA, EV <sub>DD</sub> = 4.0 to 5.5 V	0		2.0	V
			lo∟ = 5.6 mA, EV <sub>DD</sub> = 3.5 to 5.5 V	0		1.0	V
Input leakage current, high	Іцн	$V_{\text{IN}} = V_{\text{DD}}$				10.0	μA
Input leakage current, low	Ilil	$V_{IN} = 0 V$				-10.0	μA
Output leakage current, high	Ігон	Vo = Vdd				10.0	μA
Output leakage current, low	ILOL	Vo = 0 V				-10.0	μA
Pull-up resistor	R∟	$V_{IN} = 0 V$		10	30	120	kΩ

**Notes 1.** Total of P00 to P06, P30 to P35, P40 to P42 and their alternate-function pins:  $I_{OH} = -21 \text{ mA}$ , total of P50 to P55, P90 to P915 and their alternate-function pins:  $I_{OH} = -21 \text{ mA}$ .

- **2.** Total of P00 to P06, P30 to P35, P40 to P42 and their alternate-function pins:  $I_{OH} = -10.5$  mA, total of P50 to P55, P90 to P915 and their alternate-function pins:  $I_{OH} = -10.5$  mA.
- Total of PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6: IoH = -21 mA, total of PDH0 to PDH5, PDL0 to PDL15 and their alternate-function pins: IoH = -21 mA.
- 4. Total of PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6:  $I_{OH} = -10.5 \text{ mA}$ , total of PDH0 to PDH5, PDL0 to PDL15 and their alternate-function pins:  $I_{OH} = -10.5 \text{ mA}$ .
- 5. When used as port pins, set  $AV_{REF1} = AV_{REF0} = V_{DD}$ .
- 6. Total of P00 to P06, P30 to P37, P40 to P42 and their alternate-function pins: Io<sub>L</sub> = 21 mA, total of P38, P39, P50 to P55, P90 to P915 and their alternate-function pins: Io<sub>L</sub> = 21 mA.
- 7. Refer to IOL1 for IOL of P36 to P39.
- **8.** Total of PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6 and their alternate-function pins: Io<sub>L</sub> = 21 mA, total of PDH0 to PDH5, PDL0 to PDL15 and their alternate-function pins: Io<sub>L</sub> = 21 mA.

$(T_{A} = -40 \text{ to } +125^{\circ}\text{C}, \text{V}_{DD} = \text{EV}_{DD} = \text{AV}_{\text{REF0}} = 3.5 \text{ to } 5.5 \text{ V}, 3.5 \text{ V} \leq \text{BV}_{DD} \leq \text{V}_{DD}, 3.5 \text{ V} \leq \text{AV}_{\text{REF1}} \leq \text{V}_{DD}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS}} = \text{BV}_{\text{SS}} = \text{BV}_{\text{SS}} = 10^{\circ}\text{C}, \text{V}_{DD} = 10^$
$= AV_{SS} = 0 V) (4/4)$

Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
Supply current <sup>№™</sup>	IDD1	Normal operation All peripheral	fxx = 16 MHz (fx = 4 MHz) (in PLL mode) REGC = V <sub>DD</sub> = 5 V ±10%		30	43	mA
		functions operating	fxx = 16 MHz (fx = 4 MHz) (in PLL mode) REGC = Capacity $V_{DD} = 5 V \pm 10\%$		18	33	mA
	IDD2	HALT mode All peripheral functions	fxx = 16 MHz (fx = 4 MHz) (in PLL mode) REGC = V <sub>DD</sub> = 5 V ±10%		17	26	mA
		operating	fxx = 16 MHz (fx = 4 MHz) (in PLL mode) REGC = Capacity $V_{DD} = 5 V \pm 10\%$		10	21	mA
	IDD3	IDLE mode Watch timer operating	$f_x = 4 MHz$ (when PLL mode off) REGC = V <sub>DD</sub> = 5 V ±10%		900	3700	μA
			fx = 4 MHz (when PLL mode off) REGC = Capacity V <sub>DD</sub> = 5 V ±10%		600	2900	μΑ
	Idd4	Subclock operating mode	fxt = 32.768 kHz Main clock stopped		70	2060	μA
	IDD5	Subclock IDLE mode	fxr = 32.768 kHz Main clock stopped, watch timer operating		15	1960	μA
	Idd6	STOP mode	Subclock stopped (XT1 = Vss, when PSMR.XTSTP bit = 1)		0.1	1930	μA

Note Total current of VDD, EVDD, and BVDD (all ports stopped). AVREFO is not included.

**Remark** fxx: Main clock frequency

fx: Main clock oscillation frequency


fxT: Subclock frequency

## **Data Retention Characteristics**


## STOP Mode ( $T_A = -40$ to $+125^{\circ}C$ )

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention voltage	VDDDR	STOP mode	2.0		5.5	V
STOP release signal input time	<b>t</b> DREL		0			μs


## Caution Shifting to STOP mode and restoring from STOP mode must be performed within the rated operating range.




### AC Test Input Measurement Points (VDD, AVREFO, EVDD, BVDD)



### **AC Test Output Measurement Points**



## Load Conditions




## **CLKOUT Output Timing**

## $(T_A = -40 \text{ to } +125^{\circ}\text{C}, V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 3.5 \text{ to } 5.5 \text{ V}, 3.5 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 3.5 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{CL} = 50 \text{ pF}$

Parameter	Parameter Symbol		Conditions	MIN.	MAX.	Unit
Output cycle	tсүк	<1>		62.5 ns	30.6 <i>µ</i> s	
High-level width	twкн	<2>	V <sub>DD</sub> = 4.0 to 5.5 V	tсүк/2 – 18		ns
			V <sub>DD</sub> = 3.5 to 5.5 V	tсүк/2 – 26		ns
Low-level width	twĸ∟	<3>	V <sub>DD</sub> = 4.0 to 5.5 V	tсүк/2 – 18		ns
			V <sub>DD</sub> = 3.5 to 5.5 V	tсүк/2 – 26		ns
Rise time	tкв	<4>	V <sub>DD</sub> = 4.0 to 5.5 V		18	ns
			V <sub>DD</sub> = 3.5 to 5.5 V		26	ns
Fall time	<b>t</b> KF	<5>	V <sub>DD</sub> = 4.0 to 5.5 V		18	ns
			V <sub>DD</sub> = 3.5 to 5.5 V		26	ns

## **Clock Timing**



## **Basic Operation**

## (1) Reset/external interrupt timing

## $(T_A = -40 \text{ to } +125^{\circ}\text{C}, V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 3.5 \text{ to } 5.5 \text{ V}, 3.5 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 3.5 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{ C}_{L} = 50 \text{ pF}$


Parameter	Sym	bol	Conditions		MIN.	MAX.	Unit
RESET low-level width	twrsl1	<87>	Reset	Reset in power-on status			μs
	twrsl2	<88>	Power	Power-on-reset when REGC = VDD			μs
			Note	tvr > 150 μs	10		μs
				tvr ≤ 150 <i>μ</i> s	45		μs
NMI high-level width	twnih	<89>	Analog	Analog noise elimination			μs
NMI low-level width	twni∟	<90>	Analog	Analog noise elimination			μs
INTPn high-level width	twiтн	<91>	n = 0 to 6 (analog noise elimination)		600		ns
INTPn low-level width	twı⊤∟	<92>	n = 0 t	to 6 (analog noise elimination)	600		ns

Note Power-on-reset when REGC = Capacity

**Remarks 1.** tvR: Time required for VDD to reach 0 V to 4.0 V (= operation lower-limit voltage)

**2.** The above specification shows the pulse width that is accurately detected as a valid edge. If a pulse narrower than the above specification is input, therefore, it may also be detected as a valid edge.

## **Reset/Interrupt**



### **Timer Timing**

 $(T_A = -40 \text{ to } +125^{\circ}\text{C}, V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 3.5 \text{ to } 5.5 \text{ V}, 3.5 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 3.5 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{ C}_{L} = 50 \text{ pF}$ 

Parameter	Syn	nbol	Conditions	MIN.	MAX.	Unit
TI0n high-level width	tтюн	<93>	$REGC = V_{DD} = 5 V \pm 10\%$	2/fsam + 100 <sup>Note</sup>		ns
TI0n low-level width	t⊤ıo∟	<94>	$\label{eq:REGC} \begin{array}{l} REGC = Capacity, \ V_{DD} = 4.0 \ \text{to} \ 5.5 \ V, \\ \\ REGC = V_{DD} = 3.5 \ \text{to} \ 5.5 \ V \end{array}$	2/fsam + 200 <sup>№™</sup>		ns
TI5m high-level width	tті5н	<95>	$REGC = V_{DD} = 5 \text{ V} \pm 10\%$	50		ns
TI5m low-level width	t⊤ıs∟	<96>	$\label{eq:REGC} \begin{array}{l} \text{REGC} = \text{Capacity}, \ V_{\text{DD}} = 4.0 \ \text{to} \ 5.5 \ \text{V}, \\ \text{REGC} = V_{\text{DD}} = 3.5 \ \text{to} \ 5.5 \ \text{V} \end{array}$	100		ns

**Note** fsam = Timer count clock


However,  $f_{sam} = f_{xx}/4$  when the TIOn valid edge is selected as the timer count clock.

## **Remarks 1.** n = 00, 01, 10, 11, 20, 21, 30, 31

m = 0, 1

**2.** The above specification shows the pulse width that is accurately detected as a valid edge. If a pulse narrower than the above specification is input, therefore, it may also be detected as a valid edge.

### **Timer Input Timing**



### **UART Timing**

 $(T_A = -40 \text{ to } +125^{\circ}\text{C}, V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 3.5 \text{ to } 5.5 \text{ V}, 3.5 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 3.5 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{ C}_{L} = 50 \text{ pF}$ 

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
Transmit rate				312.5	kbps
ASCK0 frequency		$REGC = V_{DD} = 5 \text{ V} \pm 10\%$		12	MHz
		$\label{eq:REGC} \begin{array}{l} REGC = Capacity, \ V_{DD} = 4.0 \ \text{to} \ 5.5 \ V, \\ REGC = V_{DD} = 3.5 \ \text{to} \ 5.5 \ V \end{array}$		6	MHz

## **CSI0** Timing

## (1) Master mode

## $(T_A = -40 \text{ to } +125^{\circ}\text{C}, V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 3.5 \text{ to } 5.5 \text{ V}, 3.5 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 3.5 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{ C}_{L} = 50 \text{ pF}$

Parameter	Sym	bol	Conditions	MIN.	MAX.	Unit
SCK0n cycle time	tkcy1	<99>	REGC = $V_{DD}$ = 4.0 to 5.5 V	200		ns
			$\label{eq:REGC} \begin{split} REGC &= Capacity,  V_{DD} = 4.0 \text{ to } 5.5 \text{ V}, \\ REGC &= V_{DD} = 3.5 \text{ to } 5.5 \text{ V} \end{split}$	400		ns
SCK0n high-/low-level width	tĸнı, tĸ∟ı	<100>		tkcy1/2-30		ns
SI0n setup time (to SCK0n)	tsik1	<101>	REGC = $V_{DD}$ = 4.0 to 5.5 V	33		ns
			$\begin{aligned} \text{REGC} &= \text{Capacity}, \text{V}_{\text{DD}} = 4.0 \text{ to } 5.5 \text{ V}, \\ \text{REGC} &= \text{V}_{\text{DD}} = 3.5 \text{ to } 5.5 \text{ V} \end{aligned}$	58		ns
SI0n hold time (from SCK0n)	tksi1	<102>	REGC = V <sub>DD</sub> = 5 V ±10%	30		ns
			$\begin{aligned} \text{REGC} &= \text{Capacity}, \text{V}_{\text{DD}} = 4.0 \text{ to } 5.5 \text{ V}, \\ \text{REGC} &= \text{V}_{\text{DD}} = 3.5 \text{ to } 5.5 \text{ V} \end{aligned}$	50		ns
Delay time from SCK0n to SO0n	tkso1	<103>	REGC = $V_{DD}$ = 4.0 to 5.5 V		30	ns
output			$\label{eq:REGC} \begin{split} \text{REGC} &= \text{Capacity},  \text{V}_{\text{DD}} = 4.0 \text{ to } 5.5 \text{ V}, \\ \text{REGC} &= \text{V}_{\text{DD}} = 3.5 \text{ to } 5.5 \text{ V} \end{split}$		60	ns


### **Remark** n = 0, 1

### (2) Slave mode

## $(T_A = -40 \text{ to } +125^{\circ}\text{C}, V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 3.5 \text{ to } 5.5 \text{ V}, 3.5 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 3.5 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{ C}_{L} = 50 \text{ pF}$

Parameter	Sym	bol	Conditions	MIN.	MAX.	Unit
SCK0n cycle time	<b>t</b> ксү2	<99>	$REGC = V_{DD} = 4.0 \text{ to } 5.5 \text{ V}$	200		ns
			$\label{eq:REGC} \begin{split} \text{REGC} &= \text{Capacity},  \text{V}_{\text{DD}} = 4.0 \text{ to } 5.5 \text{ V}, \\ \text{REGC} &= \text{V}_{\text{DD}} = 3.5 \text{ to } 5.5 \text{ V} \end{split}$	400		ns
SCK0n high-/low-level width	tкн2, tкL2	<100>	$REGC = V_{DD} = 4.0 \text{ to } 5.5 \text{ V}$	45		ns
			$\label{eq:REGC} \begin{split} \text{REGC} &= \text{Capacity},  \text{V}_{\text{DD}} = 4.0 \text{ to } 5.5 \text{ V}, \\ \text{REGC} &= \text{V}_{\text{DD}} = 3.5 \text{ to } 5.5 \text{ V} \end{split}$	90		ns
SI0n setup time (to SCK0n)	tsik2	<101>	REGC = $V_{DD}$ = 4.0 to 5.5 V	30		ns
			$\label{eq:REGC} \begin{split} \text{REGC} &= \text{Capacity}, \ \text{V}_{\text{DD}} = 4.0 \ \text{to} \ 5.5 \ \text{V}, \\ \text{REGC} &= \text{V}_{\text{DD}} = 3.5 \ \text{to} \ 5.5 \ \text{V} \end{split}$	60		ns
SI0n hold time (from SCK0n)	tksi2	<102>	REGC = V <sub>DD</sub> = 4.0 to 5.5 V	30		ns
			$\label{eq:REGC} \begin{split} \text{REGC} &= \text{Capacity}, \ \text{V}_{\text{DD}} = 4.0 \ \text{to} \ 5.5 \ \text{V}, \\ \text{REGC} &= \text{V}_{\text{DD}} = 3.5 \ \text{to} \ 5.5 \ \text{V} \end{split}$	60		ns
Delay time from SCK0n to SO0n	tkso2	<103>	REGC = V <sub>DD</sub> = 4.0 to 5.5 V		50	ns
output			$\label{eq:REGC} \begin{split} \text{REGC} &= \text{Capacity},  \text{V}_{\text{DD}} = 4.0 \text{ to } 5.5 \text{ V}, \\ \text{REGC} &= \text{V}_{\text{DD}} = 3.5 \text{ to } 5.5 \text{ V} \end{split}$		100	ns

**Remark** n = 0, 1



#### **CSIA** Timing

#### (1) Master mode

# $(T_A = -40 \text{ to } +125^{\circ}\text{C}, V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 3.5 \text{ to } 5.5 \text{ V}, 3.5 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 3.5 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{ C}_{L} = 50 \text{ pF}$

Parameter	Syn	nbol	Conditions	MIN.	MAX.	Unit
SCKAn cycle time	tксүз	<99>	REGC = $V_{DD}$ = 4.0 to 5.5 V	500		ns
			REGC = Capacity, $V_{DD}$ = 4.0 to 5.5 V, REGC = $V_{DD}$ = 3.5 to 5.5 V	1000		ns
SCKAn high-/low-level width	tкнз, tк∟з	<100>		tксүз/2 — 30		ns
SIAn setup time (to SCKAn↑)	tsiкз	<101>	$REGC = V_{DD} = 4.0 \text{ to } 5.5 \text{ V}$	39		ns
			REGC = Capacity, $V_{DD}$ = 4.0 to 5.5 V, REGC = $V_{DD}$ = 3.5 to 5.5 V	68		ns
SIAn hold time (from $\overline{\text{SCKAn}}$ )	tหรเง	<102>	$REGC = V_{DD} = 4.0 \text{ to } 5.5 \text{ V}$	30		ns
			$\begin{aligned} \text{REGC} &= \text{Capacity, V}_{\text{DD}} = 4.0 \text{ to } 5.5 \text{ V,} \\ \text{REGC} &= \text{V}_{\text{DD}} = 3.5 \text{ to } 5.5 \text{ V} \end{aligned}$	60		ns
Delay time from $\overline{\operatorname{SCKAn}}\downarrow$ to SOAn	tкsoз	<103>	REGC = V <sub>DD</sub> = 4.0 to 5.5 V		30	ns
output			$\label{eq:REGC} \begin{split} REGC &= Capacity,  V_{DD} = 4.0 \text{ to } 5.5 \text{ V}, \\ REGC &= V_{DD} = 3.5 \text{ to } 5.5 \text{ V} \end{split}$		60	ns

#### **Remark** n = 0, 1

#### (2) Slave mode


# $(T_A = -40 \text{ to } +125^{\circ}\text{C}, V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 3.5 \text{ to } 5.5 \text{ V}, 3.5 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 3.5 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{ C}_{L} = 50 \text{ pF}$

Parameter	Sym	npol	Conditions	MIN.	MAX.	Unit
SCKAn cycle time	tkCY4	<99>	REGC = $V_{DD}$ = 4.0 to 5.5 V	840		ns
			$\begin{aligned} \text{REGC} &= \text{Capacity}, \text{V}_{\text{DD}} = 4.0 \text{ to } 5.5 \text{ V}, \\ \text{REGC} &= \text{V}_{\text{DD}} = 3.5 \text{ to } 5.5 \text{ V} \end{aligned}$	1700		ns
SCKAn high-/low-level width	tkh4, tkl4	<100>		tксү4/2- 30		ns
SIAn setup time (to SCKAn↑)	tsiĸ4	<101>	$REGC = V_{DD} = 4.0 \text{ to } 5.5 \text{ V}$	50		ns
			$\begin{aligned} \text{REGC} &= \text{Capacity, V}_{\text{DD}} = 4.0 \text{ to } 5.5 \text{ V,} \\ \text{REGC} &= \text{V}_{\text{DD}} = 3.5 \text{ to } 5.5 \text{ V} \end{aligned}$	100		ns
SIAn hold time (from $\overline{\text{SCKAn}}$ )	tksi4	<102>	REGC = V <sub>DD</sub> = 4.0 to 5.5 V	50		ns
			$\begin{aligned} \text{REGC} &= \text{Capacity, V}_{\text{DD}} = 4.0 \text{ to } 5.5 \text{ V,} \\ \text{REGC} &= \text{V}_{\text{DD}} = 3.5 \text{ to } 5.5 \text{ V} \end{aligned}$	100		ns
Delay time from $\overline{SCKAn}\downarrow$ to $SOAn$	tkso4	<103>	REGC = V <sub>DD</sub> = 4.0 to 5.5 V		$t_{CY} \times 2 + 30^{Note}$	ns
output			$\label{eq:REGC} \begin{split} \text{REGC} &= \text{Capacity},  \text{V}_{\text{DD}} = 4.0 \text{ to } 5.5 \text{ V}, \\ \text{REGC} &= \text{V}_{\text{DD}} = 3.5 \text{ to } 5.5 \text{ V} \end{split}$		$t_{CY} \times 2 + 60^{Note}$	ns

Note tcy: Internal clock output cycle

fxx (CSISn.CKSAn1, CSISn.CKSAn0 bits = 00), fxx/2 (CKSAn1, CKSAn0 bits = 01) fxx/2<sup>2</sup> (CKSAn1, CKSAn0 bits = 10), fxx/2<sup>3</sup> (CKSAn1, CKSAn0 bits = 11)

**Remark** n = 0, 1




#### I<sup>2</sup>C Bus Mode (Y Products (Products with On-Chip I<sup>2</sup>C) Only)

Pa	Parameter		nbol	Norm	al Mode	High-Spe	ed Mode	Unit
				MIN.	MAX.	MIN.	MAX.	
SCL0 clock free	quency	fclk		0	100	0	400	kHz
Bus free time		<b>t</b> BUF	<104>	4.7	-	1.3	-	μs
(Between start	and stop conditions)							
Hold time <sup>Note 1</sup>		thd:sta	<105>	4.0	-	0.6	_	μs
SCL0 clock low	-level width	tLow	<106>	4.7	-	1.3	-	μs
SCL0 clock hig	h-level width	tніgн	<107>	4.0	-	0.6	-	μs
Setup time for start/restart conditions		tsu:sta	<108>	4.7	-	0.6	_	μs
Data hold time	CBUS compatible master	thd:dat	<109>	5.0	_	-	_	μs
	I <sup>2</sup> C mode			0 <sup>Note 2</sup>	-	0 <sup>Note 2</sup>	0.9 <sup>Note 3</sup>	μs
Data setup time	9	tsu:dat	<110>	250	-	100 <sup>Note 4</sup>	_	ns
SDA0 and SCL	0 signal rise time	tR	<111>	_	1000	20 + 0.1Cb <sup>Note 5</sup>	300	ns
SDA0 and SCL0 signal fall time		t⊧	<112>	_	300	20 + 0.1Cb <sup>Note 5</sup>	300	ns
Stop condition setup time		tsu:sto	<113>	4.0	-	0.6	_	μs
Pulse width of spike suppressed by input filter		tsp	<114>	_	-	0	50	ns
Capacitance lo	ad of each bus line	Cb		_	400	_	400	pF

 $(T_A = -40 \text{ to } +125^{\circ}\text{C}, V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 3.5 \text{ to } 5.5 \text{ V}, 3.5 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 3.5 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{CL} = 50 \text{ pF}$ 

**Notes 1.** At the start condition, the first clock pulse is generated after the hold time.

- 2. The system requires a minimum of 300 ns hold time internally for the SDA0 signal (at VIHmin. of SCL0 signal) in order to occupy the undefined area at the falling edge of SCL0.
- **3.** If the system does not extend the SCL0 signal low hold time (tLow), only the maximum data hold time (tHD:DAT) needs to be satisfied.
- **4.** The high-speed mode l<sup>2</sup>C bus can be used in the normal-mode l<sup>2</sup>C bus system. In this case, set the high-speed mode l<sup>2</sup>C bus so that it meets the following conditions.
  - If the system does not extend the SCL0 signal's low state hold time: tsu:DAT  $\geq 250~\text{ns}$
  - If the system extends the SCL0 signal's low state hold time: Transmit the following data bit to the SDA0 line prior to the SCL0 line release (t<sub>Rmax.</sub> + t<sub>SU:DAT</sub> = 1000 + 250 = 1250 ns: Normal mode l<sup>2</sup>C bus specification).
- 5. Cb: Total capacitance of one bus line (unit: pF)



I<sup>2</sup>C Bus Mode (Y Products (Products with On-Chip I<sup>2</sup>C) Only)

#### A/D Converter

 $(T_A = -40 \text{ to } +125^{\circ}\text{C}, V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 3.5 \text{ to } 5.5 \text{ V}, 3.5 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 3.5 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V})$ 

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution			10	10	10	bit
Overall error <sup>Note 1</sup>		$4.0 \leq AV_{\text{REF0}} \leq 5.5 \text{ V}$		±0.2	±0.7	%FSR
		$3.5 \leq AV_{\text{REF0}} \leq 4.0 \text{ V}$		±0.3	±0.9	%FSR
Conversion time	<b>t</b> CONV	$4.0 \leq AV_{\text{REF0}} \leq 5.5 \text{ V}$	14		60	μs
		$3.5 \leq AV_{\text{REF0}} \leq 4.0 \text{ V}$	17		60	μs
Zero-scale error <sup>Note 1</sup>		$4.0 \leq AV_{\text{REF0}} \leq 5.5 \text{ V}$			±0.7	%FSR
		$3.5 \leq AV_{\text{REF0}} \leq 4.0 \text{ V}$			±0.9	%FSR
Full-scale error <sup>Note 1</sup>		$4.0 \leq AV_{\text{REF0}} \leq 5.5 \text{ V}$			±0.7	%FSR
		$3.5 \leq AV_{\text{REF0}} \leq 4.0 \text{ V}$			±0.9	%FSR
Non-linearity error <sup>Note 2</sup>		$4.0 \leq AV_{\text{REF0}} \leq 5.5 \text{ V}$			±5.5	LSB
		$3.5 \leq AV_{\text{REF0}} \leq 4.0 \text{ V}$			±7.5	LSB
Differential linearity		$4.0 \leq AV_{\text{REF0}} \leq 5.5 \text{ V}$			±2.5	LSB
error <sup>Note 2</sup>		$3.5 \leq AV_{\text{REF0}} \leq 4.0 \text{ V}$			±3.0	LSB
Analog input voltage	VIAN		0		AV <sub>REF0</sub>	V
AVREFO current	IA <sub>REF0</sub>	When using A/D converter		1.0	2.0	mA
		When not using A/D converter		1.0	10	μA

**Notes 1.** Excluding quantization error (±0.05 %FSR).

2. Excluding quantization error (±0.5 LSB).

Remark LSB: Least Significant Bit

FSR: Full Scale Range

#### **D/A Converter**

 $(T_A = -40 \text{ to } +125^{\circ}\text{C}, V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 3.5 \text{ to } 5.5 \text{ V}, 3.5 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 3.5 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V})$ 

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Resolution						8	bit
Overall error <sup>Notes 1, 2</sup>		Load conditi	Load condition = 2 M $\Omega$			1.2	%FSR
		Load conditi	on = 4 M $\Omega$			0.8	%FSR
		Load conditi	Load condition = 10 M $\Omega$			0.6	%FSR
Settling time <sup>Note 2</sup>		C = 30 pF	C = 30 pF V <sub>DD</sub> = 4.5 to 5.5 V			10	μs
			V <sub>DD</sub> = 2.7 to 4.5 V			15	μs
Output resistance <sup>Note 3</sup>	Ro	Output data:	Output data: DACSn register = 55H		8		kΩ
AVREF1 currentNote 4	IAV <sub>REF1</sub>	During D/A conversion			1.5	3.0	mA
		When D/A c	onversion stopped		1.0	10	μA

**Notes 1.** Excluding quantization error (±0.2 %FSR).

2. R is the D/A converter output pin load resistance, and C is the D/A converter output pin load capacitance.

3. Value of 1 channel of D/A converter

4. Value of 2 channels of D/A converter

**Remark** n = 0, 1

## В /75 76 50 detail of lead end S Ċ D 100O 26 F IM J G H⊕ Ρ ١K S S Ν L -Μ


## 100-PIN PLASTIC LQFP (FINE PITCH) (14x14)

#### NOTE

Each lead centerline is located within 0.08 mm of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS
Α	16.00±0.20
В	14.00±0.20
С	14.00±0.20
D	16.00±0.20
F	1.00
G	1.00
н	$0.22\substack{+0.05\\-0.04}$
I	0.08
J	0.50 (T.P.)
К	1.00±0.20
L	0.50±0.20
М	$0.17\substack{+0.03 \\ -0.07}$
Ν	0.08
Р	1.40±0.05
Q	0.10±0.05
R	$3^{\circ + 7^{\circ}}_{-3^{\circ}}$
S	1.60 MAX.
S100	GC-50-8EU, 8EA-2

## 100-PIN PLASTIC QFP (14x20)



#### ΝΟΤΕ

Each lead centerline is located within 0.13 mm of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS
А	23.2±0.2
В	20.0±0.2
С	14.0±0.2
D	17.2±0.2
F	0.825
G	0.575
н	$0.32\substack{+0.08\\-0.07}$
I	0.13
J	0.65 (T.P.)
К	1.6±0.2
L	0.8±0.2
М	$0.17\substack{+0.06 \\ -0.05}$
Ν	0.10
Р	2.7±0.1
Q	0.125±0.075
R	3° <sup>+7°</sup> -3°
S	3.0 MAX.
	S100GF-65-JBT-2

#### CHAPTER 33 RECOMMENDED SOLDERING CONDITIONS

The V850ES/KG1 should be soldered and mounted under the following recommended conditions.

For soldering methods and conditions other than those recommended below, contact an NEC Electronics sales representative.

For technical information, see the following website.

Semiconductor Device Mount Manual (http://www.necel.com/pkg/en/mount/index.html)

Table 33-1. Surface Mounting Type Soldering Conditions (1/2)

(1)  $\mu$ PD703212GC-xxx-8EU: 100-pin plastic LQFP (fine pitch) (14 × 14)  $\mu$ PD703212YGC-xxx-8EU: 100-pin plastic LQFP (fine pitch) (14 × 14)  $\mu$ PD703213GC-xxx-8EU: 100-pin plastic LQFP (fine pitch) (14 × 14)  $\mu$ PD703213YGC-xxx-8EU: 100-pin plastic LQFP (fine pitch) (14 × 14)  $\mu$ PD703214GC-xxx-8EU: 100-pin plastic LQFP (fine pitch) (14 × 14)  $\mu$ PD703214YGC-xxx-8EU: 100-pin plastic LQFP (fine pitch) (14 × 14)  $\mu$ PD7053214YGC-xxx-8EU: 100-pin plastic LQFP (fine pitch) (14 × 14)  $\mu$ PD7053214YGC-8EU: 100-pin plastic LQFP (fine pitch) (14 × 14)  $\mu$ PD70F3214YGC-8EU: 100-pin plastic LQFP (fine pitch) (14 × 14)

Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrared reflow	Package peak temperature: 235°C, Time: 30 seconds max. (at 210°C or higher), Count: Two times or less, Exposure limit: 7 days <sup>Note</sup> (after that, prebake at 125°C for 10 to 72 hours)	IR35-107-2
VPS	Package peak temperature: 215°C, Time: 25 to 40 seconds (at 200°C or higher), Count: Two times or less, Exposure limit: 7 days <sup>Note</sup> (after that, prebake at 125°C for 10 to 72 hours)	VP15-107-2
Partial heating	Pin temperature: 350°C max., Time: 3 seconds max. (per pin row)	-

Note After opening the dry pack, store it at 25°C or less and 65% RH or less for the allowable storage period.

#### Caution Do not use different soldering methods together (except for partial heating).

**Remark** Soldering conditions for the special grade (A), (A1), and (A2) products are the same as for the standard grade products.

## Table 33-1. Surface Mounting Type Soldering Conditions (2/2)

(	2)	μPD703212GF-xxx-JBT:	100-pin plastic QFP (14 $ imes$ 20)
		μPD703212YGF-xxx-JBT:	100-pin plastic QFP (14 $ imes$ 20)
		μPD703213GF-xxx-JBT:	100-pin plastic QFP (14 $ imes$ 20)
		μPD703213YGF-xxx-JBT:	100-pin plastic QFP (14 $ imes$ 20)
		μPD703214GF-xxx-JBT:	100-pin plastic QFP (14 $ imes$ 20)
		μPD703214YGF-xxx-JBT:	100-pin plastic QFP (14 $ imes$ 20)
		μPD703215GC-xxx-8EU:	100-pin plastic LQFP (fine pitch) ( $14 \times 14$ )
		μPD703215YGC-xxx-8EU:	100-pin plastic LQFP (fine pitch) ( $14 \times 14$ )
		μPD703215GF-xxx-JBT:	100-pin plastic QFP (14 $ imes$ 20)
		μPD703215YGF-xxx-JBT:	100-pin plastic QFP (14 $ imes$ 20)
		μPD70F3214GF-JBT:	100-pin plastic QFP (14 $ imes$ 20)
		μPD70F3214YGF-JBT:	100-pin plastic QFP (14 $ imes$ 20)
		μPD70F3214HGC-8EU:	100-pin plastic LQFP (fine pitch) ( $14 \times 14$ )
		μPD70F3214HYGC-8EU:	100-pin plastic LQFP (fine pitch) ( $14 \times 14$ )
		μPD70F3214HGF-JBT:	100-pin plastic QFP (14 $ imes$ 20)
		μPD70F3214HYGF-JBT:	100-pin plastic QFP (14 $ imes$ 20)
		μPD70F3215HGC-8EU:	100-pin plastic LQFP (fine pitch) ( $14 \times 14$ )
		μPD70F3215HYGC-8EU:	100-pin plastic LQFP (fine pitch) ( $14 \times 14$ )
		μPD70F3215HGF-JBT:	100-pin plastic QFP (14 × 20)
		μPD70F3215HYGF-JBT:	100-pin plastic QFP (14 × 20)
		•	· · · ·

Undefined

## APPENDIX A DEVELOPMENT TOOLS

The following development tools are available for the development of systems that employ the V850ES/KG1. Figure A-1 shows the development tool configuration.

#### • Support for PC98-NX series

Unless otherwise specified, products supported by IBM PC/AT<sup>™</sup> compatibles are compatible with PC98-NX series computers. When using PC98-NX series computers, refer to the explanation for IBM PC/AT compatibles.

## Windows<sup>™</sup>

Unless otherwise specified, "Windows" means the following OSs.

- Windows 98, 2000
- Windows Me
- Windows XP
- Windows NT<sup>™</sup> Ver. 4.0




Figure A-1. Development Tool Configuration

Notes 1. The project manager PM plus is included in the assembler package. The PM plus is only used for Windows.

- 2. QB-V850ESKX1H supports USB only.
- 3. Products other than in-circuit emulator IE-V850ES-G1 are all sold separately.
- 4. In-circuit emulator IE-V850ESK1-ET is supplied with integrated debugger ID850, a device file, power supply unit, PCI bus interface adapter IE-70000-PCI-IF-A, and emulation probe. Any other products are sold separately.
- 5. In-circuit emulator QB-V850ESKX1H is supplied with integrated debugger ID850QB, a device file, and power supply unit. Any other products are sold separately.

## A.1 Software Package

SP850	Development tools (software) common to the V850 Series are combined in this package.		
V850 Series software package	Part number: µSxxxxSP850		

**Remark** ×××× in the part number differs depending on the host machine and OS used.

## μS<u>××××</u>SP850

××××	Host Machine	OS	Supply Medium
AB17	PC-9800 series,	Windows (Japanese version)	CD-ROM
BB17	IBM PC/AT compatibles	Windows (English version)	

#### A.2 Language Processing Software

CA850 C compiler package	This compiler converts programs written in C language into object codes executable with a microcontroller. This compiler is started from project manager PM plus.
	Part number: µSxxxxCA703000
DF703214 <sup>Note 1</sup> ,	This file contains information peculiar to the device.
DF703215 (provisional name) <sup>Note 2</sup>	This device file should be used in combination with a tool (CA850, SM850, and ID850).
Device file	The corresponding OS and host machine differ depending on the tool to be used.

**Notes 1.** Only in the μPD703212, 703212Y, 703213, 703213Y, 703214, 703214Y, 70F3214, 70F3214Y

2. Under development

**Remark** ×××× in the part number differs depending on the host machine and OS used.

#### *μ*S<u>××××</u>CA703000

XXXX	Host Machine	OS	Supply Medium
AB17	PC-9800 series,	Windows (Japanese version)	CD-ROM
BB17	IBM PC/AT compatibles	Windows (English version)	
3K17	SPARCstation <sup>™</sup>	SunOS <sup>™</sup> (Rel. 4.1.4), Solaris <sup>™</sup> (Rel. 2.5.1)	

## A.3 Control Software

PM plus	This is control software designed to enable efficient user program development in the
Project manager	Windows environment. All operations used in development of a user program, such as
	starting the editor, building, and starting the debugger, can be performed from the PM
	plus.
	<caution></caution>
	The PM plus is included in the C compiler package CA850.
	It can only be used in Windows.

## A.4 Debugging Tools (Hardware)

#### A.4.1 When using in-circuit emulator IE-V850ES-G1

r		
IE-V850ES-G1 In-circuit emulator		The in-circuit emulator serves to debug hardware and software when developing application systems using a V850 Series product. It corresponds to the integrated debugger ID850. This emulator should be used in combination with a power supply unit, emulation probe, and the interface adapter required to connect this emulator to the host machine.
IE-70000-CD-IF-A PC card interface		This is PC card and interface cable required when using a notebook-type computer as the host machine (PCMCIA socket compatible).
IE-70000-PCI-IF-A Interface adapter		This adapter is required when using a computer with a PCI bus as the host machine.
IE-703214-G1-E Emulation board		This board emulates the operations of the peripheral hardware peculiar to a device. It should be used in combination with an in-circuit emulator.
GXP-CABLE Emulation probe		This probe is used to connect the in-circuit emulator and target system. This is supplied with emulation board IE-703214-G1-EM1.
	EV-703214GC Conversion adapter	This conversion adapter is used to connect the emulation probe and target system board on which a 100-pin plastic LQFP (GC-8EU type) can be mounted.
	Conversion adapter for GF package <sup>№te</sup> (part number pending)	This conversion adapter is used to connect the emulation probe and target system board on which a 100-pin plastic QFP (GF-JBT type) can be mounted.

**Note** Under development

**Remark** EV-703214GC is a product of Application Corporation.

TEL: +81-42-732-1377 Application Corporation

#### A.4.2 When using in-circuit emulator IE-V850ESK1-ET

IE-V850ESK1-ET <sup>Note 1</sup> In-circuit emulator		The in-circuit emulator serves to debug hardware and software when developing application systems using a V850ES/KG1 product. It corresponds to the integrated debugger ID850. This emulator should be used in combination with a power supply unit, emulation probe, and the interface adapter required to connect this emulator to the host machine.
IE-70000-PCI-IF-A Interface adapter		This adapter is required when using a computer with a PCI bus as the host machine. This is supplied with IE-V850ESK1-ET.
Emulation probe		This probe is used to connect the in-circuit emulator and target system. This is supplied with IE-V850ESK1-ET.
	EV-703214GC Conversion adapter	This conversion adapter is used to connect the emulation probe and target system board on which a 100-pin plastic LQFP (GC-8EU type) can be mounted.
	Conversion adapter for GF package <sup>Note 2</sup> (part number pending)	This conversion adapter is used to connect the emulation probe and target system board on which a 100-pin plastic QFP (GF-JBT type) can be mounted.

Notes 1. IE-V850ESK1-ET is supplied with a power supply unit and PCI bus interface adapter IE-70000-PCI-IF-A. It is also supplied with integrated debugger ID850 and a device file as control software.

2. Under development

Remark EV-703214GC is a product of Application Corporation. TEL: +81-42-732-1377 Application Corporation

#### A.4.3 When using in-circuit emulator QB-V850ESKX1H

QB-V850ESKX1H <sup>Notes 1, 2</sup> In-circuit emulator	The in-circuit emulator serves to debug hardware and software when developing application systems using a V850ES/KG1 product. It corresponds to the integrated debugger ID850QB. This emulator should be used in combination with a power supply unit and emulation probe. Use USB to connect this emulator to the host machine.
Emulation probe for GC package <sup>Note 2</sup> (part number pending)	This probe is used to connect the in-circuit emulator and target system, and is designed for a 100-pin plastic LQFP (GC-8EU type).
Emulation probe for GF package <sup>Note 2</sup> (part number pending)	This probe is used to connect the in-circuit emulator and target system, and is designed for a 100-pin plastic QFP (GF-JBT type).

**Notes 1.** QB-V850ESKX1H is supplied with a power supply unit. It is also supplied with integrated debugger ID850QB and a device file as control software.

2. Under development

## A.5 Debugging Tools (Software)

SM850 <sup>Note</sup> System simulator	These are system simulators for the V850 Series. The SM850 and SM plus are Windows-based software.
SM plus <sup>№∞</sup> System simulator	They are used to perform debugging at the C source level or assembler level while simulating the operation of the target system on a host machine. Use of the SM850 or SM plus allows the execution of application logical testing and performance testing on an independent basis from hardware development, thereby providing higher development efficiency and software quality. The SM850 should be used in combination with the device file (sold separately).
	Part number: μSxxxxSM703000 (SM850) μSxxxxSM703100 (SM plus)
ID850 Integrated debugger (supporting in-circuit emulators IE-V850ES-G1 and IE-V850ESK1-ET)	This debugger supports the in-circuit emulators for the V850 Series. The ID850 and ID850QB are Windows-based software. It has improved C-compatible debugging functions and can display the results of tracing with the source program using an integrating window function that associates the source
ID850QB Integrated debugger	program, disassemble display, and memory display with the trace result. It should be used in combination with the device file (sold separately).
(supporting in-circuit emulator QB-V850ESKX1H)	Part number: μSxxxxID703000, μSxxxxID703000-GC (ID850)

**Note** Under development

μSxxxxSM703000 μSxxxxSM703100 μSxxxxID703000 μSxxxxID703000-GC

 ××××	Host Machine	OS	Supply Medium
AB17	PC-9800 series,	Windows (Japanese version)	CD-ROM
BB17	IBM PC/AT compatibles	Windows (English version)	

## A.6 Embedded Software

RX850, RX850 Pro Real-time OS	The RX850 and RX850 Pro are real-time OSs conforming to $\mu$ ITRON 3.0 specifications. A tool (configurator) for generating multiple information tables is supplied. RX850 Pro has more functions than RX850.
	Part number: μSxxxxRX703000-ΔΔΔΔ (RX850) μSxxxxRX703100-ΔΔΔΔ (RX850 Pro)
V850mini-NET (provisional name) (Network library)	This is a network library conforming to RFC. It is a lightweight TCP/IP of compact design, requiring only a small memory. In addition to the TCP/IP standard set, an HTTP server, SMTP client, and POP client are also supported.
RX-FS850 (File system)	This is a FAT file system function. It is a file system that supports the CD-ROM file system function. This file system is used with the real-time OS RX850 Pro.

# Caution To purchase the RX850 or RX850 Pro, first fill in the purchase application form and sign the user agreement.

**Remark** xxxx and  $\Delta\Delta\Delta\Delta$  in the part number differ depending on the host machine and OS used.

#### $\mu$ S××××RX703000- $\Delta\Delta\Delta\Delta$

 $\mu S \times \times \times RX703100 - \Delta \Delta \Delta \Delta$ 

ΔΔΔΔ	Product Outline	Maximum Number for Use in Mass Productio
001	Evaluation object	Do not use for mass-produced product.
100K	Mass-production object	0.1 million units
001M		1 million units
010M		10 million units
S01	Source program	Object source program for mass production

 ××××	Host Machine	OS	Supply Medium
AB17	PC-9800 series,	Windows (Japanese version)	CD-ROM
BB17	IBM PC/AT compatibles	Windows (English version)	
3K17	SPARCstation	Solaris (Rel. 2.5.1)	

## A.7 Flash Memory Writing Tools

Flashpro IV (part number: PG-FP4)	Flash programmer dedicated to microcontrollers with on-chip flash memory.
Flash programmer	
FA-100GC-8EU-A	Flash memory writing adapter used connected to the Flashpro IV.
Flash memory writing adapter	FA-100GC-8EU-A: For 100-pin plastic LQFP (GC-8EU type)
FA-100GF-3BA-A	Flash memory writing adapter used connected to the Flashpro IV.
Flash memory writing adapter	• FA-100GF-3BA-A: For 100-pin plastic QFP (GF-JBT type)

Remark FA-100GC-8EU-A and FA-100GF-3BA-A are products of Naito Densei Machida Mfg. Co., Ltd.

TEL: +81-45-475-4191 Naito Densei Machida Mfg. Co., Ltd.

## APPENDIX B INSTRUCTION SET LIST

## **B.1 Conventions**

#### (1) Register symbols used to describe operands

Register Symbol	Explanation	
reg1	General-purpose registers: Used as source registers.	
reg2	General-purpose registers: Used mainly as destination registers. Also used as source register in some instructions.	
reg3	General-purpose registers: Used mainly to store the remainders of division results and the higher 32 bits of multiplication results.	
bit#3	3-bit data for specifying the bit number	
immX	X bit immediate data	
dispX	X bit displacement data	
regID	System register number	
vector	5-bit data that specifies the trap vector (00H to 1FH)	
сссс	4-bit data that shows the condition codes	
sp	Stack pointer (r3)	
ер	Element pointer (r30)	
listX	X item register list	

## (2) Register symbols used to describe opcodes

Register Symbol	Explanation				
R	1-bit data of a code that specifies reg1 or regID				
r	1-bit data of the code that specifies reg2				
w	1-bit data of the code that specifies reg3				
d	-bit displacement data				
I	1-bit immediate data (indicates the higher bits of immediate data)				
i	1-bit immediate data				
сссс	4-bit data that shows the condition codes				
CCCC	4-bit data that shows the condition codes of Bcond instruction				
bbb	3-bit data for specifying the bit number				
L	I-bit data that specifies a program register in the register list				

#### (3) Register symbols used in operations

Register Symbol	Explanation
$\leftarrow$	Input for
GR[]	General-purpose register
SR[]	System register
zero-extend (n)	Expand n with zeros until word length.
sign-extend (n)	Expand n with signs until word length.
load-memory (a, b)	Read size b data from address a.
store-memory (a, b, c)	Write data b into address a in size c.
load-memory-bit (a, b)	Read bit b of address a.
store-memory-bit (a, b, c)	Write c to bit b of address a.
saturated (n)	Execute saturated processing of n (n is a 2's complement). If, as a result of calculations, $n \ge 7FFFFFFH$ , let it be 7FFFFFH. $n \le 80000000H$ , let it be 80000000H.
result	Reflects the results in a flag.
Byte	Byte (8 bits)
Halfword	Halfword (16 bits)
Word	Word (32 bits)
+	Addition
_	Subtraction
II	Bit concatenation
x	Multiplication
÷	Division
%	Remainder from division results
AND	Logical product
OR	Logical sum
XOR	Exclusive OR
NOT	Logical negation
logically shift left by	Logical shift left
logically shift right by	Logical shift right
arithmetically shift right by	Arithmetic shift right

#### (4) Register symbols used in execution clock

Register Symbol	Explanation						
i If executing another instruction immediately after executing the first instruction (issue).							
r	If repeating execution of the same instruction immediately after executing the first instruction (repeat).						
I If using the results of instruction execution in the instruction immediately after the execution (latency).							

## (5) Register symbols used in flag operations

Identifier	Explanation
(Blank)	No change
0	Clear to 0
х	Set or cleared in accordance with the results.
R	Previously saved values are restored.

#### (6) Condition codes

Condition Name (cond)	Condition Code (cccc)	Condition Formula	Explanation
V	0000	OV = 1	Overflow
NV	1000	OV = 0	No overflow
C/L	0001	CY = 1	Carry Lower (Less than)
NC/NL	1001	CY = 0	No carry Not lower (Greater than or equal)
Z	0010	Z = 1	Zero
NZ	1010	Z = 0	Not zero
NH	0011	(CY or Z) = 1	Not higher (Less than or equal)
Н	1011	(CY or Z) = 0	Higher (Greater than)
S/N	0100	S = 1	Negative
NS/P	1 1 0 0	S = 0	Positive
Т	0101	-	Always (Unconditional)
SA	1 1 0 1	SAT = 1	Saturated
LT	0110	(S xor OV) = 1	Less than signed
GE	1 1 1 0	(S xor OV) = 0	Greater than or equal signed
LE	0111	((S xor OV) or Z) = 1	Less than or equal signed
GT	1 1 1 1	((S xor OV) or Z) = 0	Greater than signed

## B.2 Instruction Set (in Alphabetical Order)

Mnemonic	Operand	Opcode	Operation		E,	kecut	ion			Flage		1/6)
Milemonic	Operand	Opcode	Operation			Cloc			<u> </u>	-		
					i	r	1	CY	ov	S	Z	SAT
ADD	reg1,reg2	rrrrr001110RRRRR	GR[reg2]←GR[reg2]+GR[reg1]		1	1	1	×	×	×	×	
	imm5,reg2	rrrrr010010iiiii	GR[reg2]←GR[reg2]+sign-extend(i	mm5)	1	1	1	×	×	×	×	
ADDI	imm16,reg1,reg2	rrrrr110000RRRRR	GR[reg2]←GR[reg1]+sign-extend(i	mm16)	1	1	1	×	×	×	×	
AND	reg1,reg2	rrrr001010RRRRR	GR[reg2]←GR[reg2]AND GR[reg1]		1	1	1		0	×	×	
ANDI	imm16,reg1,reg2	rrrr110110RRRRR	GR[reg2]←GR[reg1]AND zero-exte	end(imm16)	1	1	1		0	×	×	
Bcond	disp9	ddddd1011dddcccc	if conditions are satisfied	When conditions	2	2	2					
		Note 1	then PC←PC+sign-extend(disp9)	are satisfied	Note 2	2 Note 2	Note 2					
				When conditions are not satisfied	1	1	1					
BSH	reg2,reg3	rrrr11111100000 wwwww01101000010	GR[reg3]←GR[reg2] (23 : 16) II GR GR[reg2] (7 : 0) II GR[reg2] (15 : 8)		1	1	1	×	0	×	×	
BSW	reg2,reg3	rrrr11111100000 wwwww01101000000	GR[reg3]←GR[reg2] (7 : 0)    GR[reg2] (15 : 8)    GR [reg2] (23 : 16)    GR[reg2] (31 : 24)		1	1	1	×	0	×	×	
CALLT	imm6	0000001000iiiiii	CTPC←PC+2(return PC) CTPSW←PSW adr←CTBP+zero-extend(imm6 logically shift left by 1) PC←CTBP+zero-extend(Load-memory(adr,Halfword))		4	4	4					
CLR1	bit#3,disp16[reg1]	10bbb111110RRRRR	adr←GR[reg1]+sign-extend(disp16	i)	3	3	3				×	
		dddddddddddddd	Z flag←Not(Load-memory-bit(adr,b Store-memory-bit(adr,bit#3,0)	it#3))	Note 3	8 Note 3	Note 3					
	reg2,[reg1]	rrrrr111111RRRRR 00000000011100100	adr←GR[reg1] Z flag←Not(Load-memory-bit(adr,re Store-memory-bit(adr,reg2,0)	eg2))	3 Note 3	3 Note 3	3 Note 3				×	
CMOV	cccc,imm5,reg2,reg3	rrrrr111111iiii wwwww011000cccc0	if conditions are satisfied then GR[reg3] —sign-extended(imm else GR[reg3] —GR[reg2]	15)	1	1	1					
	cccc,reg1,reg2,reg3	rrrrr111111RRRR wwwww011001cccc0	if conditions are satisfied then GR[reg3]←GR[reg1] else GR[reg3]←GR[reg2]		1	1	1					
CMP	reg1,reg2	rrrrr001111RRRRR	result←GR[reg2]–GR[reg1]		1	1	1	×	×	×	×	
	imm5,reg2	rrrrr010011iiiii	result←GR[reg2]–sign-extend(imm5)		1	1	1	×	×	×	×	
CTRET		0000011111100000 0000000101000100	PC←CTPC PSW←CTPSW		3	3	3	R	R	R	R	R
DBRET		0000011111100000 0000000101000110	PC←DBPC PSW←DBPSW		3	3	3	R	R	R	R	R

Mnemonic	Operand	Opcode	Operation		ecut Clocl			F	lags	3	
				i	r	I	CY	ov	s	Z	SAT
DBTRAP		1111100001000000	DBPC←PC+2 (restored PC) DBPSW←PSW PSW.NP←1 PSW.EP←1 PSW.ID←1 PC←00000060H	3	3	3					
DI		0000011111100000 0000000101100000	PSW.ID←1	1	1	1					
DISPOSE	imm5,list12	0000011001iiiiiL LLLLLLLLL00000	sp←sp+zero-extend(imm5 logically shift left by 2) GR[reg in list12]←Load-memory(sp,Word) sp←sp+4 repeat 2 steps above until all regs in list12 is loaded		n+1 Note4	n+1 Note4					
	imm5,list12,[reg1]	0000011001iiiiiL LLLLLLLRRRRR Note 5	sp←sp+zero-extend(imm5 logically shift left by 2) GR[reg in list12]←Load-memory(sp,Word) sp←sp+4 repeat 2 steps above until all regs in list12 is loaded PC←GR[reg1]			n+3 Note4					
DIV	reg1,reg2,reg3	rrrrr111111RRRRR wwwww01011000000	GR[reg2]←GR[reg2]÷GR[reg1] GR[reg3]←GR[reg2]%GR[reg1]	35	35	35		×	×	×	
DIVH	reg1,reg2	rrrr000010RRRRR	GR[reg2]←GR[reg2]÷GR[reg1] <sup>№te 6</sup>	35	35	35		×	×	×	
	reg1,reg2,reg3	rrrrr111111RRRRR wwwww01010000000	GR[reg2]←GR[reg2]÷GR[reg1] <sup>№06 6</sup> GR[reg3]←GR[reg2]%GR[reg1]	35	35	35		×	×	×	
DIVHU	reg1,reg2,reg3	rrrrr111111RRRRR wwwww01010000010	GR[reg2]←GR[reg2]÷GR[reg1] <sup>№de 6</sup> GR[reg3]←GR[reg2]%GR[reg1]	34	34	34		×	×	×	
DIVU	reg1,reg2,reg3	rrrrr111111RRRRR wwwww01011000010	GR[reg2]←GR[reg2]÷GR[reg1] GR[reg3]←GR[reg2]%GR[reg1]	34	34	34		×	×	×	
EI		1000011111100000 0000000101100000	PSW.ID←0	1	1	1					
HALT		0000011111100000 0000000100100000	Stop	1	1	1					
HSW	reg2,reg3	rrrr11111100000 wwwww01101000100	GR[reg3]←GR[reg2](15 : 0) ∥ GR[reg2] (31 : 16)	1	1	1	×	0	×	×	
JARL	disp22,reg2	rrrr11110ddddd ddddddddddddddd Note 7	GR[reg2]←PC+4 PC←PC+sign-extend(disp22)	2	2	2					
JMP	[reg1]	00000000011RRRRR	PC←GR[reg1]	3	3	3					
JR	disp22	0000011110dddddd dddddddddddddd	PC←PC+sign-extend(disp22)	2	2	2					
LD.B	disp16[reg1],reg2	Note 7 rrrrr111000RRRRR ddddddddddddddddd	adr←GR[reg1]+sign-extend(disp16) GR[reg2]←sign-extend(Load-memory(adr,Byte))	1	1	Note 11					
LD.BU	disp16[reg1],reg2	rrrrr11110bRRRRR ddddddddddddd Notes 8, 10	adr←GR[reg1]+sign-extend(disp16) GR[reg2]←zero-extend(Load-memory(adr,Byte))	1	1	Note 11					

(2/6)

Mnemonic	Operand	Opcode	Оре	ration	Execution		ion	(i Flags					
			-			Cloc	k					<b>.</b>	
					i	r	1	CY	ΟV	S	Z	SAT	
LD.H	disp16[reg1],reg2	rrrrr111001RRRRR ddddddddddddddd	adr←GR[reg1]+sign-exten	d(disp16) ad-memory(adr,Halfword))	1	1	Note						
		Note 8	Gh[legz]—sigii-exterio(Lo	au-memory(aur,naiiworu))			11						
						-						-	
LDSR	reg2,regID	rrrrr111111RRRRR 0000000000100000	SR[regID]←GR[reg2]	Other than regID = PSW	1	1	1					-	
		Note 12		regID = PSW	1	1	1	×	×	×	×	×	
LD.HU	disp16[reg1],reg2	rrrrr111111RRRRR	adr←GR[reg1]+sign-exen	d(disp16)	1	1	Note						
		ddddddddddddd		ad-memory(adr,Halfword)			11						
		Note 8											
LD.W	disp16[reg1],reg2	rrrrr111001RRRRR	adr←GR[reg1]+sign-exend	d(disp16)	1	1	Note						
		ddddddddddddd1	GR[reg2]←Load-memory(	adr,Word)			11						
		Note 8											
MOV	reg1,reg2	rrrr000000RRRRR	GR[reg2]←GR[reg1]		1	1	1						
	imm5,reg2	rrrrr010000iiiii	GR[reg2]←sign-extend(im	m5)	1	1	1						
	imm32,reg1	00000110001RRRRR	GR[reg1]←imm32		2	2	2						
MOVEA	imm16,reg1,reg2	rrrrr110001RRRRR	GR[reg2]←GR[reg1]+sign-extend(imm16)		1	1	1						
MOVHI	imm16,reg1,reg2	rrrrr110010RRRRR			1	1	1						
MUL	reg1,reg2,reg3	rrrr111111RRRRR wwww01000100000	GR[reg3] II GR[reg2]←GR[reg2]xGR[reg1] Note 14		1	4	5					-	
	imm9,reg2,reg3	rrrrr111111iiii wwww01001IIII00 Note 13	GR[reg3] II GR[reg2]←GR	[reg2]xsign-extend(imm9)	1	4	5						
MULH	reg1,reg2	rrrrr000111RRRRR	GR[reg2]←GR[reg2] <sup>Note 6</sup> xG	SR[reg1] <sup>Note 6</sup>	1	1	2						
	imm5,reg2	rrrrr010111iiiii	GR[reg2]←GR[reg2] <sup>Note 6</sup> xs	ign-extend(imm5)	1	1	2						
MULHI	imm16,reg1,reg2	rrrrr110111RRRRR	GR[reg2]←GR[reg1] <sup>№re 6</sup> xir	nm16	1	1	2						
MULU	reg1,reg2,reg3	rrrr111111RRRRR wwww01000100010	GR[reg3] II GR[reg2]←GR Note 14	[reg2]xGR[reg1]	1	4	5						
	imm9,reg2,reg3	rrrrr111111iiii wwww01001IIII10 Note 13	GR[reg3] II GR[reg2]←GR[reg2]xzero-extend(imm9)		1	4	5						
NOP		000000000000000000000000000000000000000	Pass at least one clock cycle doing nothing.		1	1	1						
NOT	reg1,reg2	rrrr000001RRRRR	GR[reg2]←NOT(GR[reg1]	)	1	1	1		0	×	×		
NOT1	bit#3,disp16[reg1]	01bbb111110RRRRR	adr←GR[reg1]+sign-exten	d(disp16)	3	3	3				×		
		dddddddddddddd	Z flag—Not(Load-memory Store-memory-bit(adr,bit#3		Note 3	Note 3	Note 3						
	reg2,[reg1]	rrrrr111111RRRRR	adr←GR[reg1]		3	3	3				×		
		000000011100010	Z flag←Not(Load-memory	-bit(adr,reg2))	Note 3	Note 3	Note 3						
			Store-memory-bit(adr,reg2	2,Z flag)								1	

(4/6)
-------

Maaaaia	Onemand	Quanda	On east to a	E					-1		4/6)
Mnemonic	Operand	Opcode	Operation		ecut Clocl			I	-lags	;	
				i	r	1	CY	ov	s	Z	SAT
OR	reg1,reg2	rrrr001000RRRRR	GR[reg2]←GR[reg2]OR GR[reg1]	1	1	1		0	×	×	
ORI	imm16,reg1,reg2	rrrrr110100RRRRR	GR[reg2]←GR[reg1]OR zero-extend(imm16)	1	1	1		0	×	×	
PREPARE	list12,imm5	0000011110iiiiiL LLLLLLLLL00001	Store-memory(sp–4,GR[reg in list12],Word) sp←sp–4 repeat 1 step above until all regs in list12 is stored sp←sp-zero-extend(imm5)		n+1 Note4						
	list12,imm5, sp/imm <sup>Note 15</sup>	0000011110iiiiiL LLLLLLLLLff011 imm16/imm32 Note 16	Store-memory(sp-4,GR[reg in list12],Word) $sp \leftarrow sp+4$ repeat 1 step above until all regs in list12 is stored $sp \leftarrow sp$ -zero-extend (imm5) $ep \leftarrow sp/imm$	Note 4	n+2 Note4 Note17	Note 4					
RETI		0000011111100000	if PSW.EP=1		3	3	R	R	R	R	R
SAR	reg1,reg2	rrrrr111111RRRRR 0000000010100000	GR[reg2]←GR[reg2]arithmetically shift right by GR[reg1]	1	1	1	×	0	×	×	
	imm5,reg2	rrrrr010101iiiii	GR[reg2]←GR[reg2]arithmetically shift right by zero-extend (imm5)	1	1	1	×	0	×	×	
SASF	cccc,reg2	rrrrr1111110cccc 0000001000000000	if conditions are satisfied then GR[reg2]←(GR[reg2]Logically shift left by 1) OR 00000001H else GR[reg2]←(GR[reg2]Logically shift left by 1) OR 00000000H		1	1					
SATADD	reg1,reg2	rrrrr000110RRRRR	GR[reg2]←saturated(GR[reg2]+GR[reg1])	1	1	1	×	×	×	×	×
	imm5,reg2	rrrrr010001iiiii	GR[reg2]←saturated(GR[reg2]+sign-extend(imm5))	1	1	1	×	×	×	×	×
SATSUB	reg1,reg2	rrrr000101RRRRR	GR[reg2]←saturated(GR[reg2]–GR[reg1])	1	1	1	×	×	×	×	×
SATSUBI	imm16,reg1,reg2	rrrr110011RRRRR	GR[reg2]←saturated(GR[reg1]–sign-extend(imm16))	1	1	1	×	×	×	×	×
SATSUBR	reg1,reg2	rrrr000100RRRRR	GR[reg2]←saturated(GR[reg1]–GR[reg2])	1	1	1	×	×	×	×	×
SETF	cccc,reg2	rrrr1111110cccc 00000000000000000000	If conditions are satisfied then GR[reg2]←00000001H else GR[reg2]←00000000H	1	1	1					

#### (5/6)

Mnemonic	Operand	Opcode	Operation	E×	ecut	ion	n Flags					
			Clock							-		
SET1	bit#3,disp16[reg1]	00bbb111110RRRRR	adr←GR[reg1]+sign-extend(disp16)	і З	r 3	। 3	CY	ov	S	Z ×	SA	
		dddddddddddddd	Z flag←Not (Load-memory-bit(adr,bit#3)) Store-memory-bit(adr,bit#3,1)	Note 3	Note 3	Note 3						
	reg2,[reg1]	rrrr111111RRRRR 0000000011100000	adr←GR[reg1] Z flag←Not(Load-memory-bit(adr,reg2)) Store-memory-bit(adr,reg2,1)	3 Note 3	3 Note 3	3 Note 3				×		
SHL	reg1,reg2	rrrr111111RRRRR 0000000011000000	$GR[reg2] \leftarrow GR[reg2]$ logically shift left by $GR[reg1]$	1	1	1	×	0	×	×		
	imm5,reg2	rrrrr010110iiiii	GR[reg2]←GR[reg2] logically shift left by zero-extend(imm5)	1	1	1	×	0	×	×		
SHR	reg1,reg2	rrrr111111RRRRR 0000000010000000	$GR[reg2] \leftarrow GR[reg2]$ logically shift right by $GR[reg1]$	1	1	1	×	0	×	×		
	imm5,reg2	rrrrr010100iiiii	GR[reg2]←GR[reg2] logically shift right by zero-extend(imm5)	1	1	1	×	0	×	×		
SLD.B	disp7[ep],reg2	rrrr0110dddddd	adr←ep+zero-extend(disp7) GR[reg2]←sign-extend(Load-memory(adr,Byte))	1	1	Note 9						
SLD.BU	disp4[ep],reg2	rrrrr0000110dddd Note 18	adr←ep+zero-extend(disp4) GR[reg2]←zero-extend(Load-memory(adr,Byte))	1	1	Note 9						
SLD.H	disp8[ep],reg2	rrrrr1000dddddd Note 19	adr←ep+zero-extend(disp8) GR[reg2]←sign-extend(Load-memory(adr,Halfword))	1	1	Note 9						
SLD.HU	disp5[ep],reg2	rrrrr0000111dddd Notes 18, 20	adr←ep+zero-extend(disp5) GR[reg2]←zero-extend(Load-memory(adr,Halfword))	1	1	Note 9						
SLD.W	disp8[ep],reg2	rrrrr1010ddddd0 Note 21	adr←ep+zero-extend(disp8) GR[reg2]←Load-memory(adr,Word)	1	1	Note 9						
SST.B	reg2,disp7[ep]	rrrrr0111dddddd	adr←ep+zero-extend(disp7) Store-memory(adr,GR[reg2],Byte)	1	1	1						
SST.H	reg2,disp8[ep]	rrrrr1001dddddd Note 19	adr←ep+zero-extend(disp8) Store-memory(adr,GR[reg2],Halfword)	1	1	1						
SST.W	reg2,disp8[ep]	rrrrr1010ddddd1 Note 21	adr←ep+zero-extend(disp8) Store-memory(adr,GR[reg2],Word)	1	1	1						
ST.B	reg2,disp16[reg1]	rrrrr111010RRRRR ddddddddddddddd	adr←GR[reg1]+sign-extend(disp16) Store-memory(adr,GR[reg2],Byte)	1	1	1						
ST.H	reg2,disp16[reg1]	rrrrr111011RRRRR dddddddddddddddd Note 8	adr←GR[reg1]+sign-extend(disp16) Store-memory (adr,GR[reg2], Halfword)	1	1	1						
ST.W	reg2,disp16[reg1]	rrrrr111011RRRRR ddddddddddddddd Note 8	adr←GR[reg1]+sign-extend(disp16) Store-memory (adr,GR[reg2], Word)	1	1	1						
STSR	regID,reg2	rrrr111111RRRRR 0000000001000000	GR[reg2]←SR[regID]	1	1	1						

1	6	(6)
	U)	<b>U</b>

				1			-			(	6/6)
Mnemonic	Operand	Opcode	Operation		ecut Cloci			F	lage	3	
L				i	r	Т	СҮ	ov	s	z	SAT
SUB	reg1,reg2	rrrr001101RRRRR	GR[reg2]←GR[reg2]–GR[reg1]	1	1	1	×	×	×	×	
SUBR	reg1,reg2	rrrr001100RRRRR	GR[reg2]←GR[reg1]–GR[reg2]	1	1	1	×	×	×	×	
SWITCH	reg1	00000000010RRRR	adr←(PC+2) + (GR [reg1] logically shift left by 1) PC←(PC+2) + (sign-extend (Load-memory (adr,Halfword)) logically shift left by 1	5	5	5					
SXB	reg1	00000000101RRRRR	GR[reg1]←sign-extend (GR[reg1] (7 : 0))	1	1	1					
SXH	reg1	00000000111RRRRR	GR[reg1]←sign-extend (GR[reg1] (15 : 0))	1	1	1					
TRAP	vector	0000011111111	EIPC       ←PC+4 (Restored PC)         EIPSW       ←PSW         ECR.EICC       ←Interrupt code         PSW.EP       ←1         PSW.ID       ←1         PC       ←00000040H         (when vector is 00H to 0FH)         00000050H         (when vector is 10H to 1FH)	3	3	3					
TST	reg1,reg2	rrrr001011RRRRR	result←GR[reg2] AND GR[reg1]	1	1	1		0	×	×	
TST1	bit#3,disp16[reg1]	11bbb111110RRRRR ddddddddddddddd	adr←GR[reg1]+sign-extend(disp16) Z flag←Not (Load-memory-bit (adr,bit#3))	3 Note 3	3 Note 3	3 Note 3				×	
1	reg2, [reg1]	rrrr111111RRRRR 0000000011100110	adr←GR[reg1] Z flag←Not (Load-memory-bit (adr,reg2))	3 Note 3	3 Note 3	3 Note 3				×	
XOR	reg1,reg2	rrrr001001RRRRR	GR[reg2]←GR[reg2] XOR GR[reg1]	1	1	1		0	×	×	
XORI	imm16,reg1,reg2	rrrrr110101RRRRR	GR[reg2]←GR[reg1] XOR zero-extend (imm16)	1	1	1		0	×	×	
ZXB	reg1	00000000100RRRR	GR[reg1]←zero-extend (GR[reg1] (7 : 0))	1	1	1					
ZXH	reg1	00000000110RRRRR	GR[reg1]←zero-extend (GR[reg1] (15 : 0))	1	1	1					

Notes 1. dddddddd: Higher 8 bits of disp9.

- 2. 3 if there is an instruction that rewrites the contents of the PSW immediately before.
- **3.** If there is no wait state (3 + the number of read access wait states).
- **4.** n is the total number of list12 load registers. (According to the number of wait states. Also, if there are no wait states, n is the total number of list12 registers. If n = 0, same operation as when n = 1)
- 5. RRRRR: other than 00000.
- 6. The lower halfword data only are valid.
- 7. ddddddddddddddddd: The higher 21 bits of disp22.
- 8. ddddddddddddd: The higher 15 bits of disp16.
- 9. According to the number of wait states (1 if there are no wait states).
- **10.** b: bit 0 of disp16.
- 11. According to the number of wait states (2 if there are no wait states).

- **Notes 12.** In this instruction, for convenience of mnemonic description, the source register is made reg2, but the reg1 field is used in the opcode. Therefore, the meaning of register specification in the mnemonic description and in the opcode differs from other instructions.
  - rrrrr = regID specification
  - RRRRR = reg2 specification
  - 13. iiiii: Lower 5 bits of imm9.
    - IIII: Higher 4 bits of imm9.
  - 14. Do not specify the same register for general-purpose registers reg1 and reg3.
  - 15. sp/imm: specified by bits 19 and 20 of the sub-opcode.
  - **16.** ff = 00: Load sp in ep.
    - 01: Load sign expanded 16-bit immediate data (bits 47 to 32) in ep.
    - 10: Load 16-bit logically left shifted 16-bit immediate data (bits 47 to 32) in ep.
    - 11: Load 32-bit immediate data (bits 63 to 32) in ep.
  - **17.** If imm = imm32, n + 3 clocks.
  - **18.** rrrrr: Other than 00000.
  - **19.** ddddddd: Higher 7 bits of disp8.
  - 20. dddd: Higher 4 bits of disp5.
  - 21. dddddd: Higher 6 bits of disp8.

## APPENDIX C REGISTER INDEX

Symbol	Name	Unit	Page
ADCR	A/D conversion result register	ADC	418
ADIC	Interrupt control register	INTC	607
ADM	A/D converter mode register	ADC	415
ADS	Analog input channel specification register	ADC	417
ADTC0	Automatic data transfer address count register 0	CSI	497
ADTC1	Automatic data transfer address count register 1	CSI	497
ADTI0	Automatic data transfer interval specification register 0	CSI	503
ADTI1	Automatic data transfer interval specification register 1	CSI	503
ADTP0	Automatic data transfer address point specification register 0	CSI	501
ADTP1	Automatic data transfer address point specification register 1	CSI	501
ASIF0	Asynchronous serial interface transmit status register 0	UART	444
ASIF1	Asynchronous serial interface transmit status register 1	UART	444
ASIM0	Asynchronous serial interface mode register 0	UART	441
ASIM1	Asynchronous serial interface mode register 1	UART	441
ASIS0	Asynchronous serial interface status register 0	UART	443
ASIS1	Asynchronous serial interface status register 1	UART	443
AWC	Address wait control register	BCU	184
BCC	Bus cycle control register	BCU	185
BRGC0	Baud rate generator control register 0	UART	461
BRGC1	Baud rate generator control register 1	UART	461
BRGCA0	Divisor selection register 0	CSI	501
BRGCA1	Divisor selection register 1	CSI	501
BRGIC	Interrupt control register	INIC	607
BSC	Bus size configuration register	BCU	173
CKSR0	Clock select register 0	UART	460
CKSR1	Clock select register 1	UART	460
CMP00	8-bit timer H compare register 00	Timer	361
CMP01	8-bit timer H compare register 01	Timer	361
CMP10	8-bit timer H compare register 10	Timer	361
CMP11	8-bit timer H compare register 11	Timer	361
CORAD0	Correction address register 0	ROMC	653
CORAD1	Correction address register 1	ROMC	653
CORAD2	Correction address register 2	ROMC	653
CORAD3	Correction address register 3	ROMC	653
CORCN	Correction control register	ROMC	654
CR000	16-bit timer capture/compare register 000	Timer	297
CR001	16-bit timer capture/compare register 001	Timer	299
CR010	16-bit timer capture/compare register 010	Timer	297
CR011	16-bit timer capture/compare register 011	Timer	299
CR020	16-bit timer capture/compare register 020	Timer	297
CR021	16-bit timer capture/compare register 021	Timer	299

<b>a</b> · · ·			(2/6
Symbol	Name	Unit	Page
CR030	16-bit timer capture/compare register 030	Timer	297
CR031	16-bit timer capture/compare register 031	Timer	299
CR5	16-bit timer compare register 5	Timer	342, 354, 357
CR50	8-bit timer compare register 50	Timer	342
CR51	8-bit timer compare register 51	Timer	342
CRC00	Capture/compare control register 00	Timer	302
CRC01	Capture/compare control register 01	Timer	302
CRC02	Capture/compare control register 02	Timer	302
CRC03	Capture/compare control register 03	Timer	302
CSI0IC0	Interrupt control register	INTC	607
CSI0IC1	Interrupt control register	INTC	607
CSIA0Bn	CSIA0 buffer RAMn (n = 0 to F)	CSI	503
CSIA1Bn	CSIA1 buffer RAMn (n = 0 to F)	CSI	503
CSIAIC0	Interrupt control register	INTC	607
CSIAIC1	Interrupt control register	INTC	607
CSIC0	Clocked serial interface clock selection register 0	CSI	473
CSIC1	Clocked serial interface clock selection register 1	CSI	473
CSIM00	Clocked serial interface mode register 00	CSI	471
CSIM01	Clocked serial interface mode register 01	CSI	471
CSIMA0	Serial operation mode specification register 0	CSI	498
CSIMA1	Serial operation mode specification register 1	CSI	498
CSIS0	Serial status register 0	CSI	499
CSIS1	Serial status register 1	CSI	499
CSIT0	Serial trigger register 0	CSI	500
CSIT1	Serial trigger register 1	CSI	500
DACS0	D/A conversion value setting register 0	DAC	435
DACS1	D/A conversion value setting register 1	DAC	435
DAM	D/A converter mode register	DAC	435
DWC0	Data wait control register 0	BCU	181
EXIMC	External bus interface mode control register	BCU	172
IICO	IIC shift register 0	I <sup>2</sup> C	543
IICC0	IIC control register 0	I <sup>2</sup> C	531
IICCL0	IIC clock selection register 0	I <sup>2</sup> C	541
IICF0	IIC flag register 0	I <sup>2</sup> C	539
IICIC0	Interrupt control register	INTC	607
IICS0	IIC status register 0	I <sup>2</sup> C	536
IICX0	IIC function expansion register 0	l <sup>2</sup> C	542
IMR0	Interrupt mask register 0	INTC	608
IMR1	Interrupt mask register 1	INTC	608
IMR1 IMR2	Interrupt mask register 1	INTC	608
IMR3			
	Interrupt mask register 3	INTC	608
	External interrupt falling edge specification register 0	INTC	614
INTF9H	External interrupt falling edge specification register 9H	INTC	615

Symbol	Name	Unit	Page
INTR9H	External interrupt rising edge specification register 9H	INTC	615
ISPR	In-service priority register	INTC	610
KRIC	Interrupt control register	INTC	607
KRM	Key return mode register	KR	628
OSTS	Oscillation stabilization time selection register	Standby	634
P0	Port 0 register	Port	99
P0NFC	TIP00 noise elimination control register	Timer	291
P1	Port 1 register	Port	102
P1NFC	TIP01 noise elimination control register	Timer	291
P3	Port 3 register	Port	105
P4	Port 4 register	Port	109
P5	Port 5 register	Port	111
P7	Port 7 register	Port	114
P9	Port 9 register	Port	116
PCC	Processor clock control register	CG	199
PCM	Port CM register	Port	123
PCS	Port CS register	Port	125
РСТ	Port CT register	Port	127
PDH	Port DH register	Port	129
PDL	Port DL register	Port	132
PF3H	Port 3 function register H	Port	107
PF4	Port 4 function register	Port	110
PF5	Port 5 function register	Port	112
PF9H	Port 9 function register H	Port	119
PFC3	Port 3 function control register	Port	107
PFC5	Port 5 function control register	Port	113
PFC9	Port 9 function control register	Port	119
PFCE3	Port 3 function control expansion register	Port	108
PFM	Power fail comparison mode register	ADC	420
PFT	Power fail comparison threshold register	ADC	420
PIC0	Interrupt control register	INTC	607
PIC1	Interrupt control register	INTC	607
PIC2	Interrupt control register	INTC	607
PIC3	Interrupt control register	INTC	607
PIC4	Interrupt control register	INTC	607
PIC5	Interrupt control register	INTC	607
PIC6	Interrupt control register	INTC	607
PLLCTL	PLL control register	CG	204, 410
PM0	Port 0 mode register	Port	100
PM1	Port 1 mode register	Port	100
PM3	Port 3 mode register	Port	102
PM4	Port 4 mode register	Port	109
PM5	Port 5 mode register	Port	103
PM9	Port 9 mode register	Port	116

Symbol	Name	Unit	Page
PMC0	Port 0 mode control register	Port	100
PMC3	Port 3 mode control register	Port	106
PMC4	Port 4 mode control register	Port	110
PMC5	Port 5 mode control register	Port	112
PMC9	Port 9 mode control register	Port	116
РМССМ	Port CM mode control register	Port	124
PMCCS	Port CS mode control register	Port	126
PMCCT	Port CT mode control register	Port	128
PMCDH	Port DH mode control register	Port	130
PMCDL	Port DL mode control register	Port	133
PMCM	Port CM mode register	Port	123
PMCS	Port CS mode register	Port	125
PMCT	Port CT mode register	Port	127
PMDH	Port DH mode register	Port	129
PMDL	Port DL mode register	Port	132
PRCMD	Command register	CPU	87
PRM00	Prescaler mode register 00	Timer	306
PRM01	Prescaler mode register 01	Timer	307
PRM02	Prescaler mode register 02	Timer	308
PRM03	Prescaler mode register 03	Timer	309
PRSCM	Interval timer BRG compare register	Timer	385
PRSM		Timer	385
PSC	Interval timer BRG mode register		
	Power save control register	Standby	632
PSMR	Power save mode register	Standby	633
PU0	Pull-up resistor option register 0	Port	101
PU1	Pull-up resistor option register 1	Port	103
PU3	Pull-up resistor option register 3	Port	108
PU4	Pull-up resistor option register 4	Port	110
PU5	Pull-up resistor option register 5	Port	113
PU9	Pull-up resistor option register 9	Port	122
RTBH0	Real-time output buffer register H0	RTP	404
RTBL0	Real-time output buffer register L0	RTP	404
RTPC0	Real-time output port control register 0	RTP	406
RTPM0	Real-time output port mode register 0	RTP	405
RXB0	Receive buffer register 0	UART	445
RXB1	Receive buffer register 1	UART	445
SIO0	Serial I/O shift register 0	CSI	478
SIO1	Serial I/O shift register 1	CSI	478
SIOA0	Serial I/O shift register A0	CSI	497
SIOA1	Serial I/O shift register A1	CSI	497
SIRB0	Clocked serial interface receive buffer register 0	CSI	474
SIRB0L	Clocked serial interface receive buffer register 0L	CSI	474
SIRB1	Clocked serial interface receive buffer register 1	CSI	474
SIRB1L	Clocked serial interface receive buffer register 1L	CSI	474

Symbol	Name	Unit	Page
SIRBE0	Clocked serial interface read-only receive buffer register 0	CSI	475
SIRBE0L	Clocked serial interface read-only receive buffer register 0L	CSI	475
SIRBE1	Clocked serial interface read-only receive buffer register 1	CSI	475
SIRBE1L	Clocked serial interface read-only receive buffer register 1L	CSI	475
SOTB0	Clocked serial interface transmit buffer register 0	CSI	476
SOTB0L	Clocked serial interface transmit buffer register 0L	CSI	476
SOTB1	Clocked serial interface transmit buffer register 1	CSI	476
SOTB1L	Clocked serial interface transmit buffer register 1L	CSI	476
SOTBF0	Clocked serial interface initial transmit buffer register 0	CSI	477
SOTBF0L	Clocked serial interface initial transmit buffer register 0L	CSI	477
SOTBF1	Clocked serial interface initial transmit buffer register 1	CSI	477
SOTBF1L	Clocked serial interface initial transmit buffer register 1L	CSI	477
SREIC0	Interrupt control register	INTC	607
SREIC1	Interrupt control register	INTC	607
SRIC0	Interrupt control register	INTC	607
SRIC1	Interrupt control register	INTC	607
STIC0	Interrupt control register	INTC	607
STIC1	Interrupt control register	INTC	607
SVA0	Slave address register 0	I <sup>2</sup> C	543
SYS	System status register	CPU	87
TCL50	Timer clock selection register 50	Timer	343
TCL51	Timer clock selection register 51	Timer	343
TM00	16-bit timer counter 00	Timer	297
TM01	16-bit timer counter 01	Timer	297
TM02	16-bit timer counter 02	Timer	297
TM03	16-bit timer counter 03	Timer	297
TM0IC00	Interrupt control register	INTC	607
TM0IC01	Interrupt control register	INTC	607
TM0IC10	Interrupt control register	INTC	607
TM0IC11	Interrupt control register	INTC	607
TM0IC20	Interrupt control register	INTC	607
TM0IC21	Interrupt control register	INTC	607
TM0IC30	Interrupt control register	INTC	607
TM0IC31	Interrupt control register	INTC	607
TM5	16-bit timer counter 5	Timer	356
TM50	8-bit timer counter 50	Timer	341
TM51	8-bit timer counter 51	Timer	341
TM5IC0	Interrupt control register	INTC	607
TM5IC1	Interrupt control register	INTC	607
TMC00	16-bit timer mode control register 00	Timer	300
TMC01	16-bit timer mode control register 01	Timer	300
TMC02	16-bit timer mode control register 02	Timer	300
TMC03	16-bit timer mode control register 03	Timer	300
TMC50	8-bit timer mode control register 50	Timer	344

			(6/6
Symbol	Name	Unit	Page
TMC51	8-bit timer mode control register 51	Timer	344
TMCYC0	8-bit timer H carrier control register 0	Timer	365
TMCYC1	8-bit timer H carrier control register 1	Timer	365
TMHIC0	Interrupt control register	INTC	607
TMHIC1	Interrupt control register	INTC	607
TMHMD0	8-bit timer H mode register 0	Timer	363
TMHMD1	8-bit timer H mode register 1	Timer	364
TOC00	16-bit timer output control register 00	Timer	303
TOC01	16-bit timer output control register 01	Timer	303
TOC02	16-bit timer output control register 02	Timer	303
TOC03	16-bit timer output control register 03	Timer	303
TP0CCIC0	Interrupt control register	INTC	607
TP0CCIC1	Interrupt control register	INTC	607
TP0CCR0	TMP0 capture/compare register 0	Timer	215
TP0CCR1	TMP0 capture/compare register 1	Timer	217
TP0CNT	TMP0 counter read buffer register	Timer	219
TP0CTL0	TMP0 control register 0	Timer	209
TP0CTL1	TMP0 control register 1	Timer	210
TP0IOC0	TMP0 I/O control register 0	Timer	211
TP0IOC1	TMP0 I/O control register 1	Timer	212
TP0IOC2	TMP0 I/O control register 2	Timer	213
TP0OPT0	TMP0 option register 0	Timer	214
TP0OVIC	Interrupt control register	INTC	607
TXB0	Transmit buffer register 0	UART	445
TXB1	Transmit buffer register 1	UART	445
VSWC	System wait control register	CPU	89
WDCS	Watchdog timer clock selection register	WDT	395
WDT1IC	Interrupt control register	INTC	607
WDTE	Watchdog timer enable register	WDT	401
WDTM1	Watchdog timer mode register 1	WDT	396, 612
WDTM2	Watchdog timer mode register 2	WDT	400
WTIC	Interrupt control register	INTC	607
WTIIC	Interrupt control register	INTC	607
WTM	Watch timer operation mode register	WT	388

## D.1 Modifications from Document Number U15862EJ4V1UD00

Page	Description	
Throughout	<ul> <li>Extraction of only descriptions concerning V850ES/KG1</li> <li>Addition of 100-pin plastic QFP (14 × 20)</li> <li>Addition of following products         µPD703215, 703215Y, 70F3214H, 70F3214HY, 70F3215H, 70F3215HY</li> <li>Addition of pins supporting added products</li> <li>Addition of internal ROM, RAM, and flash memory capacities of added products</li> </ul>	
p. 40	Modification of description in 1.7 Overview of Functions	
p. 53	Modification of I/O circuit type 13-B to 13-AH in 2.4 Pin I/O Circuits	
p. 63	Modification of description in 3.3 (2) Flash memory programming mode	
p. 68	Addition of 3.4.4 (1) (a) Internal ROM (256 KB)	
p. 70	Addition of 3.4.4 (2) (a) Internal RAM (16 KB)	
p. 76	Modification of description in 3.4.6 Peripheral I/O registers	
p. 89	Modification of description in 3.4.8 (1) (a) System wait control register (VSWC) and (b) Access to special on-chip peripheral I/O register	
p. 92	Addition of 3.4.8 (2) Restriction on conflict between sld instruction and interrupt request	
p. 96	Addition of 4.3 (5) Port n function control expansion register (PFCEn)	
p. 98	Modification of description in Figure 4-1 Register Settings and Pin Functions	
p. 107	Modification of description in 4.3.3 (5) Port 3 function control register (PFC3)	
p. 108	Addition of 4.3.3 (6) Port 3 function control expansion register (PFCE3)	
p. 108	Addition of 4.3.3 (8) Specifying alternate-function pins of port 3	
pp. 134 to 159	Modification of Figures 4-3 to 4-28 (partial addition)	
p. 161	Modification of description in Table 4-16 Settings When Port Pins Are Used for Alternate Functions	
p. 206	Addition of CHAPTER 7 16-BIT TIMER/EVENT COUNTER P (TMP)	
p. 503	Addition of Caution 1 in 18.3 (7) CSIAn buffer RAM (CSIAnBm)	
p. 633	Modification of bit 7 in 22.2 (2) Power save mode register (PSMR)	
p. 656	Addition of CHAPTER 26 FLASH MEMORY (SINGLE POWER)	
p. 698	Addition of CHAPTER 28 ELECTRICAL SPECIFICATIONS (256 KB MASK ROM VERSION, SINGLE- POWER FLASH MEMORY VERSION) (TARGET)	
pp. 761 to 783	Modification of bus timing, basic operation, and timer timing in CHAPTER 29 ELECTRICAL SPECIFICATIONS (STANDARD PRODUCTS (MASK ROM VERSION OF 128 KB OR LESS AND TWO- POWER FLASH MEMORY VERSION), (A) GRADE PRODUCTS)	
pp. 805, 806	Modification of basic operation and timer timing in CHAPTER 30 ELECTRICAL SPECIFICATIONS ((A1) GRADE PRODUCTS)	
pp. 826, 827	Modification of basic operation and timer timing in CHAPTER 31 ELECTRICAL SPECIFICATIONS ((A2) GRADE PRODUCTS)	
p. 839	Addition of APPENDIX A DEVELOPMENT TOOLS	
p. 845	Addition of APPENDIX B INSTRUCTION SET LIST	