

CMOS 4-bit Single Chip Microcomputer

Description


The CXP402 is a CMOS 4-bit single chip microcomputer which consists of 4-bit CPU, ROM, RAM, 8-bit timer, 8-bit timer/counter, 18-bit time-base timer, LCD controller/driver, digital signal processor circuit for CD player, 1-bit DAC and the like.

Features

- Instruction cycle 1.89 μ s for 16.93MHz oscillation
- ROM capacity 6144 \times 8 bits
- RAM capacity 400 \times 4 bits
(Including stack and display area)
- LCD controller/driver (Enables to direct drive)
- 8-bit timer, 8-bit timer/event counter and 18-bit time-base timer are incorporated; they are independently controllable.
- Arithmetic and logical operations between the entire RAM area, I/O area and the accumulator by means of the memory mapped I/O.
- Entire ROM area can be referred by the table look-up instruction.

Digital Signal Processor (DSP) Block

- Playback mode supporting CAV (Constant Angular Velocity)
 - Frame jitter free
 - Allows relative rotational velocity readout
 - Supports spindle external control
- Wide capture range playback mode
 - Spindle rotational velocity following method
- 16K RAM
- EFM data demodulation
- Enhanced EFM frame sync signal protection
- SEC strategy-based error correction
- Subcode demodulation and Sub Q data error detection
- Digital spindle servo
- 16-bit traverse counter
- Asymmetry correction circuit
- Servo auto sequencer
- Digital audio interface output
- Digital peak meter



Digital Filter, DAC and Analog Low-Pass Filter Blocks


- DBB (digital bass boost) function
- Digital de-emphasis
- Digital attenuation
- Zero detection function
- 8Fs oversampling digital filter
- S/N: 100dB or more
(master clock: 384Fs, typ.)
Logical value: 109dB
- THD + N: 0.007% or less
(master clock: 384Fs, typ.)
- Rejection band attenuation: -60dB or more
- 112-pin plastic LQFP
- Piggyback package (CXP401Z) available

Structure


Silicon gate CMOS IC

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

Block Diagram



Pin Configuration (Top View)



Pin Description

Symbol	I/O	Description
PA0 to PA3	I/O	(Port A) 4-bit I/O port. I/O can be set in a unit of single bits. Pull-up resistor is attached for input. (4 pins)
PB0 to PB3	I/O	(Port B) 4-bit I/O port. I/O can be set in a unit of single bits. Pull-up resistor is attached for input. (4 pins)
PC0 to PC3	I/O	(Port C) 4-bit I/O port. I/O can be set in a unit of single bits. Pull-up resistor is attached for input. (4 pins)
SEG0 to SEG15	Output	LCD segment signal output. (16 pins)
COM0 to COM3	Output	LCD common signal output.
V _{LC1} to V _{LC3}		LCD bias power supply. Bias voltage is generated, which is 1/3 the supply voltage due to the internal resistor. (3 pins)
SEIN	Input	SENS input from SSP.
CNIN	Input	Track jump count signal input.
DATO	Output	Serial data output to SSP.
XLTO	Output	Serial data latch output to SSP.
CLKO	Output	Serial clock output to SSP.
MON	Output	Spindle motor ON/OFF control output.
MDP	Output (tri-state)	Spindle motor servo control. (2 pins)
MDS		
LOCK	Output	Lock signal output. GFS is sampled at 460Hz and; when GFS is high, this pin outputs a high signal. If GFS is low eight consecutive samples, this pin outputs low.
VPCO1 VPCO2	Output (tri-state)	Wide-band EFM PLL charge pump output. (2 pins)
VCKI	Input	Wide-band EFM PLL VCO2 oscillation input.
V16M	Output	Wide-band EFM PLL VCO2 oscillation output.
VCTL	Input	Wide-band EFM PLL VCO2 control voltage input.
PCO	Output (tri-state)	Master PLL charge pump output.
FILI	Input	Master PLL filter input.
FILO	Output (Analog)	Master PLL filter output.
CLTV	Input	Master VCO control voltage input.
RF	Input	EFM signal input.
BIAS	Input	Asymmetry circuit constant current input.
ASYI	Input	Asymmetry comparator voltage input.
ASYO	Output	EFM output. (full swing)
XRST	Input	System reset input. Active at low.

Symbol	I/O	Description
XRSTO	Output	Reset signal output. Active at low.
FOK	Input	Focus OK input. Used for SENS output and servo auto sequencer.
LRCK	Output	D/A interface LR clock output. (f = Fs)
LRCKI	Input	LR clock input.
PCMD	Output	D/A interface serial data output.
PCMDI	Input	D/A interface serial data input.
BCK	Output	D/A interface bit clock output.
BCKI	Input	D/A interface bit clock input.
GTOP	Output	GTOP output.
XPCK	Output	XPLCK output.
GFS	Output	GFS output.
RFCK	Output	RFCK output.
C2PO	Output	C2PO output.
XROF	Output	XRAOF output.
MNT3	Output	MNT3 output.
MNT1	Output	MNT1 output.
MNT0	Output	MNT0 output.
C4M	Output	1/4 frequency division output of the oscillation input. (4.2336MHz for 16.3944MHz)
DOUT	Output	Digital Out output.
EMPH	Output	De-emphasis ON/OFF output. High is output for ON; low is output for OFF.
WFCK	Output	WFCK output.
SCOR	Output	Subcode sync detection output. Outputs a high signal when either subcode sync S0 or S1 is detected.
SBSO	Output	Sub P to W serial data output.
EXCK	Input	SBSO serial clock input.
AOUT1	Output (Analog)	Lch analog output.
AIN1	Input (Analog)	Lch operational amplifier input.
LOUT1	Output	Lch LINE output.
AOUT2	Output (Analog)	Rch analog output.
AIN2	Input (Analog)	Rch operational amplifier
LOUT2	Output	Rch LINE output.
RMC	Input	Remote control receiver circuit input.
XTAI	Input	Connect a crystal for system clock oscillation. When the clock is supplied externally, input it to the XTAI pin and leave the XTAO pin open.
XTAO		
NC		No connected.





Symbol	I/O	Description
V _{DD}		Positive power supply.
V _{SS}		GND.
AV _{DD}		Positive power supply for analog circuit.
AV _{SS}		GND for analog circuit.
XV _{DD}		Positive power supply for oscillation circuit.
XV _{SS}		GND for oscillation circuit.
TEST1	Input	Test for LSI. Connect to GND for normal operation.
TEST0	Input	
DTEST	Input	
CTEST	Input	






Notes


- Power supply pins AV_{DD}, AV_{SS}, XV_{DD}, XV_{SS}, V_{DD} and V_{SS} should process all the pins.
- PCMD is the MSB first, two's complement output.
- GTOP is used to monitor the frame sync protection status. (High: sync protection window open.)
- XUGF is the frame sync obtained from the EFM signal, and is negative pulse. It is the signal before sync protection.
- XPLCK is the inverse of the EFM PLL clock. The PLL is designed so that the falling edge and the EFM signal transition point coincide.
- The GFS signal goes high when the frame sync and the insertion timing match.
- RFCK is derived from the crystal accuracy, and has a cycle of 136μs (at normal speed).
- C2PO represents the data error status.
- XRAOF is generated when the 16K RAM exceeds the ±4F jitter margin.

Input/Output Circuit Formats for Pins

Pin	Circuit format	When reset
Port A Port B PA0 to PA3 PB0 to PB3 8 pins	<p style="text-align: right;">* Pull-up transistor approx. 50kΩ</p>	Hi-Z
Port C PC0 to PC3 4 pins	<p style="text-align: right;">* Pull-up transistor approx. 50kΩ</p>	Hi-Z
RMC XRST SEIN CNIN VCKI FOK LRCKI PCMDI BCKI EXCK 10 pins	<p style="text-align: center;">Schmitt input</p> <p style="text-align: right;">Internal circuit</p> <p style="text-align: center;">* EMPHI is not Schmitt input.</p>	Hi-Z

Pin	Circuit format	When reset
<p>SEG0 to SEG15</p> <p>16 pins</p>		<p>V_{DD} level</p>
<p>COM0 COM1 COM2 COM3</p> <p>4 pins</p>		<p>V_{DD} level</p>
<p>VLC1 VLC2 VLC3</p> <p>3 pins</p>	 <p>* Internal resistor approx. 20kΩ</p>	<p>V_{LC1} = 3/4V_{DD} V_{LC2} = 2/4V_{DD} V_{LC3} = 1/4V_{DD} (when pins left open)</p>
<p>XV_{DD} XTAI XTAO XV_{SS}</p> <p>4 pins</p>		<p>Oscillation</p>

Pin	Circuit format	When reset
<p>PCO MDP VPCO1 VPCO2</p> <p>4 pins</p>		<p>—</p>
<p>MDS</p> <p>1 pin</p>		<p>—</p>
<p>VCTL FILI CLTV RF BIAS ASYI</p> <p>6 pins</p>		<p>—</p>
<p>AIN1 AIN2</p> <p>2 pins</p>		<p>—</p>
<p>AOUT1 AOUT2 LOUT1 LOUT2</p> <p>4 pins</p>		<p>—</p>

Pin	Circuit format	When reset
DATO XLTO CLKO LOCK MON V16M FILO ASYO XRSTO LRCK PCMD BCK GTO XPCK GFS RFCK C2PO XROF MNT3 MNT1 MNT0 C4M DOUT EMPH WFCK SCOR SBSO 27 pins		—

Absolute Maximum Ratings

(V_{SS} = 0V reference)

Item	Symbol	Ratings	Unit	Remarks
Supply voltage	V _{DD}	-0.3 to +7.0* ¹	V	
LCD bias voltage	V _{LC1} , V _{LC2} , V _{LC3}	-0.3 to +7.0* ²	V	
Input voltage	V _{IN}	-0.3 to +7.0* ²	V	
Output voltage	V _{OUT}	-0.3 to +7.0* ²	V	
High level output current	I _{OH}	-5	mA	Output pin (value per pin)
High level total output current	∑I _{OH}	-70	mA	Total of output pins
Low level output current	I _{OL}	15	mA	Output pin (value per pin)
Low level total output current	∑I _{OL}	100	mA	Total of output pins
Operating temperature	T _{opr}	-20 to +75	°C	
Storage temperature	T _{stg}	-40 to +125	°C	
Allowable power dissipation	P _D	600	mW	

*1 The potential difference between analog power supplies AV_{DD}, AV_{SS}, the oscillation power supplies XV_{DD}, XV_{SS} and V_{DD}, V_{SS} should be within ±0.3V.

*2 V_{LC1}, V_{LC2}, V_{LC3}, V_{IN} and V_{OUT} should not exceed V_{DD} + 0.3V.

Note) Usage exceeding absolute maximum ratings may permanently impair the LSI. Normal operation should be conducted under the recommended conditions. Exceeding those conditions may adversely affect the reliability of the LSI.

Recommended Operation Conditions

(V_{SS} = 0V reference)

Item	Symbol	Min.	Max.	Unit	Remarks
Supply voltage	V _{DD}	3.4	5.25	V	Operation guaranteed range
LCD bias voltage	V _{LC1} , V _{LC2} , V _{LC3}	V _{SS}	V _{DD}	V	Liquid crystal power supply range* ¹
High level input voltage	V _{IH}	0.7V _{DD}	V _{DD}	V	
	V _{IHS}	0.8V _{DD}	V _{DD}	V	Hysteresis input* ²
Low level input voltage	V _{IL}	0	0.3V _{DD}	V	
	V _{ILS}	0	0.2V _{DD}	V	Hysteresis input* ²
Analog input voltage	V _{IA}	0	V _{DD}	V	* ³
Operating temperature	T _{opr}	-20	+75	°C	

*1 The optimal value depends on the characteristics of the used LCD element. Also, the LCD bias voltage is biased to 1/3 the supply voltage by the resistor of approximately 20kΩ in the LSI.

*2 RME, XRST, EXCK, FOK, SEIN, CNIN, VCKI, LRCKI, BCKI, PCMDI pins

*3 CLTV, FILI, RF, VCTL, AIN1, AIN2, BAIS, ASYI pins

Electrical Characteristics

DC characteristics

(Topr = -20 to +75°C, Vss = AVss = XVss = 0V reference)

Item	Symbol	Pins	Conditions	Min.	Typ.	Max.	Unit	
High level output voltage	VOH	PA, PB	VDD = 4.75V, IOH = -0.1mA	4.25			V	
		BCKI, C2PO, SBSO, DATO, XLTO, CLKO, PA (VOL only), PB (VOL only), PC, MON, MDS, LOCK, LRCK, PCMD, BCK, GTO, GFS, RFCK, XROF, MNT3, MNT1, MNT0, DOUT, WFCK, SCOR, MDP, VPCO2, VPCO1, PCO, V16M, EMPH, XPCK, ASYO, C4M, XRSTO, LRCK, PCMD	FILO	VDD = 4.75V, IOH = -2.0mA	4.25			V
		VDD = 4.75V, IOH = -0.28mA		4.25			V	
Low level output voltage	VOL	PA to PC	VDD = 4.75V, IOL = 0.36mA			0.4	V	
			VDD = 4.75V, IOL = 6.0mA			0.4	V	
			VDD = 4.75V, IOL = 9.0mA			0.6	V	
Input current	IiH	XTAI	VDD = 5.25V, VIH = 5.25V	0.2		30	μA	
	IiLE		VDD = 5.25V, VIL = 0.4V	-0.2		-30	μA	
	IiL	PA to PC	VDD = 5.25V, VIL = 0.4V	-0.06		-0.2	mA	
High-impedance I/O leak current	IIZ	PCMDI, RME, XRST, EXCK, FOK, SEIN, CNIN, VCKI, LRCKI, BCKI, CLTV, FILI, RF, VCTL, AIN1, AIN2, MDP, MDS, VPCO1, VPCO2	VDD = 5.25V Vi = 0, 5.25V			±5	μA	
LCD bias voltage resistance	RB	VLC1, VLC2, VLC3	VDD = 5V, VLC1, VLC2, VLC3 pins left open	7		30	kΩ	
Common output impedance	R _{COM}	COM0 to COM3	VDD = 5.0V VLC1 = 3.75V		3	5	kΩ	
Segment output impedance	R _{SEG}	SEG0 to SEG15	VLC2 = 2.5V VLC3 = 1.25V		5	15	kΩ	
Supply current	IDD	VDD, AVDD	VDD = 5.25V 16.93MHz self-excited oscillation operation All output pins left open		37	80	mA	
Input capacity	CIN	Pins other than VLC1 to VLC3, COM0 to COM3, SEG0 to SEG15, PA to PC, VDD, VSS, AVDD, AVSS, XVDD, XVSS	Clock 1MHz 0V for no-measured pins		10	20	pF	

AC Characteristics

1. XTAI pin

(1) When using self-excited oscillation


($T_{opr} = -20$ to $+75^{\circ}\text{C}$, $V_{DD} = AV_{DD} = 5.0\text{V} \pm 5\%$)

Item	Symbol	Min.	Typ.	Max.	Unit
Oscillation frequency	f_{MAX}	15	16.93	20	MHz

(2) When inputting pulses to XTAI pin

($T_{opr} = -20$ to $+75^{\circ}\text{C}$, $V_{DD} = AV_{DD} = 5.0\text{V} \pm 5\%$)

Item	Symbol	Min.	Typ.	Max.	Unit
High level pulse width	t_{WHX}	13		500	ns
Low level pulse width	t_{WLX}	13		500	ns
Pulse cycle	t_{CK}	26		1,000	ns
Input high level	V_{IHx}	$V_{DD} - 1.0$			V
Input low level	V_{ILx}			0.8	V
Rise time, fall time	t_R, t_F			10	ns



(3) When inputting sine waves to XTAI pin via a capacitor


($T_{opr} = -20$ to $+75^{\circ}\text{C}$, $V_{DD} = AV_{DD} = 5.0\text{V} \pm 5\%$)

Item	Symbol	Min.	Typ.	Max.	Unit
Input amplitude	V_i	2.0		$V_{DD} + 0.3$	Vp-p

2. CNIN, EXCK pins

($V_{DD} = AV_{DD} = 5.0V \pm 5\%$, $V_{SS} = AV_{SS} = 0V$, $Topr = -20$ to $+75^{\circ}C$)


Item	Symbol	Min.	Typ.	Max.	Unit
Clock frequency	f _{CK}			0.65	MHz
Clock pulse width	t _{WCK}	750			ns
Setup time	t _{SU}	300			ns
Hold time	t _H	300			ns
Delay time	t _D	300			ns
Latch pulse width	t _{WL}	750			ns
EXCK frequency	f _T			0.65	MHz
EXCK pulse width	f _{WT}	750			ns



3. BCKI, LRCKI, PCMDI pins

($V_{DD} = AV_{DD} = 5.0V \pm 5\%$, $V_{SS} = AV_{SS} = 0V$, $Topr = -20$ to $+75^{\circ}C$)

Item	Symbol	Conditions	Min.	Typ.	Max.	Unit
BCK pulse width	t _w		94			ns
DATAL, R setup time	t _{SU}		18			ns
DATAL, R hold time	t _H		18			ns
LRCK setup time	t _{SU}		18			ns




1-bit DAC, LPF Blocks Analog Characteristics

Analog characteristics ($V_{DD} = AV_{DD} = 5.0V$, $V_{SS} = AV_{SS} = 0V$, $T_a = 25^\circ C$)


Item	Symbol	Conditions	Crystal	Min.	Typ.	Max.	Unit
Total harmonic distortion	THD	1kHz, 0dB data	384Fs		0.0050	0.0070	%
			768Fs		0.0045	0.0065	
Signal-to-noise ratio	S/N	1kHz, 0dB data (A-filter)	384Fs	96	100		dB
			768Fs	96	100		

Fs = 44.1kHz.

The total harmonic distortion and signal-to-noise ratio are measured by the circuits shown below.



LPF external circuit diagram



Block diagram of analog characteristics measurement

($V_{DD} = AV_{DD} = 5.0V$, $V_{SS} = AV_{SS} = 0V$, $Topr = -20$ to $+75^\circ C$)

Item	Symbol	Min.	Typ.	Max.	Unit	Applicable pins
Output voltage	V _{OUT}		1.23*		V _{rms}	*1
Load resistance	R _L	8			kΩ	*1





* When a sine wave of 1kHz, 0dB is output.

Applicable pins

*1 LOUT1, LOUT2

Package Outline Unit: mm

112PIN LQFP(PLASTIC)



SONY CODE	LQFP-112P-L01
EIAJ CODE	LQFP112-P-2020
JEDEC CODE	—

PACKAGE STRUCTURE

PACKAGE MATERIAL	EPOXY RESIN
LEAD TREATMENT	SOLDER PLATING
LEAD MATERIAL	COPPER ALLOY
PACKAGE WEIGHT	1.3g