

Register stack – 16×4 RAM 3-State output register

74F410

FEATURES

- Edge triggered output register
- Typical access time of 19.5ns
- Optimize for register stack operation
- 3–state outputs
- 18–pin package

The 74F410 is fully compatible with all TTL families.

TYPE	TYPICAL ACCESS TIME	TYPICAL SUPPLY CURRENT (TOTAL)
74F410	19.5ns	45mA

while \overline{WE} , \overline{CS} , and CP are low, the contents of the selected memory location follow these changes provided setup and hold time criteria are met.

Read operation – When \overline{CS} is low, \overline{WE} is high, and CP goes from low-to-high, the contents of the memory location selected by the address inputs (A0–A3) are edge-triggered into the output register. When \overline{WE} is low, \overline{CS} is low, CP goes from low-to-high, the data at the data inputs is edge-triggered into the output register. The \overline{OE} input controls the output buffers. When \overline{OE} is high the four outputs (Q0–Q3) are in a high impedance or off state; when \overline{OE} is low, the outputs are determined by the state of the output register.

DESCRIPTION

The 74F410 is a register oriented high speed 64-bit read/write memory organized as 16-words by 4-bits. An edge-triggered 4-bit output register allows new input data to be written while previous data is held. 3-state outputs are provided for maximum versatility.

FUNCTIONAL DESCRIPTION

Write operation – When the three control inputs, write enable (\overline{WE}), chip select (\overline{CS}), and clock (CP), are low the information on the data inputs (D0–D3) is written into the memory location selected by the address inputs (A0–A3). If the input data changes

ORDERING INFORMATION


DESCRIPTION	ORDER CODE
	COMMERCIAL RANGE $V_{CC} = 5V \pm 10\%$, $T_{amb} = 0^{\circ}C$ to $+70^{\circ}C$
18-pin plastic DIP (300mil)	N74F410N

INPUT AND OUTPUT LOADING AND FAN OUT TABLE


PINS	DESCRIPTION	74F (U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
D0 – D3	Data inputs	1.0/1.0	20µA/0.6mA
A0 – A3	Address inputs	1.0/1.0	20µA/0.6mA
CP	Clock pulse input (active rising edge)	1.0/2.0	20µA/1.2mA
\overline{CS}	Chip select input (active low)	1.0/2.0	20µA/1.2mA
\overline{OE}	Output enable input (active low)	1.0/1.0	20µA/0.6mA
\overline{WE}	Write enable input (active low)	1.0/1.0	20µA/0.6mA
Q0 – Q3	Data outputs	150/40	3mA/24mA

NOTE: One (1.0) FAST unit load is defined as: 20µA in the high state and 0.6mA in the low state.


PIN CONFIGURATION



LOGIC SYMBOL




IEC/IEEE SYMBOL



Register stack – 16×4 RAM 3-State output register

74F410

LOGIC DIAGRAM



ABSOLUTE MAXIMUM RATINGS

(Operation beyond the limit set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT
V _{CC}	Supply voltage	-0.5 to +7.0	V
V _{IN}	Input voltage	-0.5 to +7.0	V
I _{IN}	Input current	-30 to +5	mA
V _{OUT}	Voltage applied to output in high output state	-0.5 to V _{CC}	V
I _{OUT}	Current applied to output in low output state	48	mA
T _{amb}	Operating free air temperature range	0 to +70	°C
T _{stg}	Storage temperature range	-65 to +150	°C

Register stack – 16×4 RAM 3-State output register

74F410

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIMITS			UNIT
		MIN	NOM	MAX	
V _{CC}	Supply voltage	4.5	5.0	5.5	V
V _{IH}	High-level input voltage	2.0			V
V _{IL}	Low-level input voltage			0.8	V
I _{IK}	Input clamp current			-18	mA
I _{OH}	High-level output current			-3	mA
I _{OL}	Low-level output current			24	mA
T _{amb}	Operating free air temperature range	0		+70	°C

DC ELECTRICAL CHARACTERISTICS

(Over recommended operating free-air temperature range unless otherwise noted.)

SYMBOL	PARAMETER	TEST CONDITIONS ¹	LIMITS			UNIT	
			MIN	TYP ²	MAX		
V _{OH}	High-level output voltage	V _{CC} = MIN, V _{IL} = MAX	±10%V _{CC}	2.4		V	
		V _{IH} = MIN, I _{OH} = MAX	±5%V _{CC}	2.7		V	
V _{OL}	Low-level output voltage	V _{CC} = MIN, V _{IL} = MAX	±10%V _{CC}		0.35	0.50	V
		V _{IH} = MIN, I _{OL} = MAX	±5%V _{CC}		0.35	0.50	V
V _{IK}	Input clamp voltage	V _{CC} = MIN, I _I = I _{IK}		-0.73	-1.2	V	
I _I	Input current at maximum input voltage	V _{CC} = MAX, V _I = 7.0V			100	μA	
I _{IH}	High-level input current	V _{CC} = MAX, V _I = 2.7V			20	μA	
I _{IL}	Low-level input current	others CP, \overline{CS}			-0.6	mA	
					-1.2	mA	
I _{OZH}	Offset-output current, high-level voltage applied	V _{CC} = MAX, V _I = 2.7V			50	μA	
I _{OZL}	Offset-output current, low-level voltage applied	V _{CC} = MAX, V _I = 0.5V			-50	μA	
I _{OS}	Short-circuit output current ³	V _{CC} = MAX		-60	-150	mA	
I _{CC}	Supply current (total)	V _{CC} = MAX		45	70	mA	

NOTES:

- For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- All typical values are at V_{CC} = 5V, T_{amb} = 25°C.
- Not more than one output should be shorted at a time. For testing I_{OS}, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a high output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I_{OS} tests should be performed last.

Register stack – 16×4 RAM 3-State output register

74F410

AC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITION	LIMITS					UNIT
			T _{amb} = +25°C V _{CC} = +5.0V C _L = 50pF, R _L = 500Ω			T _{amb} = 0°C to +70°C V _{CC} = +5.0V ± 10% C _L = 50pF, R _L = 500Ω		
			MIN	TYP	MAX	MIN	MAX	
t _{PLH} t _{PHL}	Propagation delay CP to Qn	Waveform 1	4.0 4.5	6.5 6.5	8.5 9.0	3.5 4.0	9.5 10.0	ns
t _{PZH} t _{PZL}	Output enable time OE to Qn	Waveform 3, 4	3.0 4.5	4.5 6.0	7.5 9.0	2.5 3.5	8.5 9.5	ns
t _{PHZ} t _{PHL}	Output disable time OE to Qn	Waveform 3, 4	2.0 2.0	3.5 3.5	6.0 6.5	1.5 2.0	6.5 7.0	ns

AC SETUP REQUIREMENTS FOR READ MODE

SYMBOL	PARAMETER	TEST CONDITION	LIMITS					UNIT
			T _{amb} = +25°C V _{CC} = +5.0V C _L = 50pF, R _L = 500Ω			T _{amb} = 0°C to +70°C V _{CC} = +5.0V ± 10% C _L = 50pF, R _L = 500Ω		
			MIN	TYP	MAX	MIN	MAX	
t _{su(L)}	Setup time, low, \overline{CS} to CP ¹	Waveform 1	4.0			4.5		ns
t _{h(L)}	Hold time, low, \overline{CS} to CP ¹	Waveform 1	3.5			4.5		ns
t _{su(H)} t _{su(L)}	Setup time, high or low An to CP ¹	Waveform 1	13.0 13.0			15.0 15.0		ns
t _{h(H)} t _{h(L)}	Hold time, high or low An to CP ¹	Waveform 1	0 0			0 0		ns
t _{su(H)}	Setup time, high, \overline{WE} to CP ¹	Waveform 1	13.0			15.0		ns
t _{h(H)}	Hold time, high, \overline{WE} to CP ¹	Waveform 1	0			0		ns
t _{w(L)}	CP pulse width, low	Waveform 1	5.0			6.0		ns

NOTE:

1. Low-to-high clock transition.


AC SETUP REQUIREMENTS FOR WRITE MODE

SYMBOL	PARAMETER	TEST CONDITION	LIMITS					UNIT
			T _{amb} = +25°C V _{CC} = +5.0V C _L = 50pF, R _L = 500Ω			T _{amb} = 0°C to +70°C V _{CC} = +5.0V ± 10% C _L = 50pF, R _L = 500Ω		
			MIN	TYP	MAX	MIN	MAX	
t _{su(H)} t _{su(L)}	Setup time, high or low An to \overline{WE} , \overline{CS} , CP	Waveform 2	0 0			0 0		ns
t _{h(H)} t _{h(L)}	Hold time, high or low An to \overline{WE} , \overline{CS} , CP	Waveform 2	0 0			0 0		ns
t _{su(H)} t _{su(L)}	Setup time, high or low Dn to \overline{WE} , \overline{CS} , CP	Waveform 2	6.0 6.0			8.0 8.0		ns
t _{h(H)} t _{h(L)}	Hold time, high or low Dn to \overline{WE} , \overline{CS} , CP	Waveform 2	0 0			0 0		ns
t _{w(L)}	\overline{WE} pulse width, low	Waveform 2	7.0			8.0		ns
t _{w(L)}	\overline{CS} pulse width, low	Waveform 2	6.0			7.0		ns
t _{w(L)}	CP pulse width, low	Waveform 2	7.0			8.0		ns

Register stack – 16x4 RAM 3-State output register

74F410

AC WAVEFORMS



NOTES:

1. For all waveforms, $V_M = 1.5V$.
2. The shaded areas indicate when the input is permitted to change for predictable output performance.

TEST CIRCUIT AND WAVEFORM

