## INTEGRATED CIRCUITS

## DATA SHEET



# UDA1334ATS Low power audio DAC with PLL

Preliminary specification
File under Integrated Circuits, IC01

2000 Feb 09





## Low power audio DAC with PLL

## **UDA1334ATS**

CONTENTS		9	LIMITING VALUES
1	FEATURES	10	HANDLING
1.1	General	11	THERMAL CHARACTERISTICS
1.1	Multiple format data interface	12	QUALITY SPECIFICATION
1.3	DAC digital features	13	DC CHARACTERISTICS
1.4	Advanced audio configuration	14	AC CHARACTERISTICS
1.5 2	PLL system clock generation APPLICATIONS	14.1 14.2	Analog Timing
3	GENERAL DESCRIPTION	15	APPLICATION INFORMATION
4	ORDERING INFORMATION	16	PACKAGE OUTLINE
5	QUICK REFERENCE DATA	17	SOLDERING
6 7	BLOCK DIAGRAM PINNING	17.1	Introduction to soldering surface mount packages
8	FUNCTIONAL DESCRIPTION	17.2	Reflow soldering
8.1 8.1.1 8.1.2 8.2	System clock Audio mode Video mode Interpolation filter	17.3 17.4 17.5	Wave soldering Manual soldering Suitability of surface mount IC packages for wave and reflow soldering methods
8.3	Noise shaper	18	DEFINITIONS
8.4	Filter stream DAC	19	LIFE SUPPORT APPLICATIONS
8.5	Power-on reset		
8.6	Feature settings		
8.6.1	Digital interface format select		
8.6.2 8.6.3	De-emphasis control Mute control		

## Low power audio DAC with PLL

UDA1334ATS

#### 1 FEATURES

#### 1.1 General

- 2.4 to 3.6 V power supply voltage
- On-board PLL to generate the internal system clock:
- Operates as an asynchronous DAC, regenerating the internal clock from the WS signal (called audio mode)
- Generates audio related system clock (output) based on 32, 48 or 96 kHz sampling frequency (called video mode).
- · Integrated digital filter plus DAC
- Supports sample frequencies from 25 to 100 kHz in asynchronous DAC mode
- No analog post filtering required for DAC
- · Easy application
- · SSOP16 package.

#### 1.2 Multiple format data interface

- I2S-bus and LSB-justified format compatible
- 1f<sub>s</sub> input data rate.

#### 1.3 DAC digital features

- Digital de-emphasis for 44.1 kHz sampling frequency
- Mute function.

#### 1.4 Advanced audio configuration

• High linearity, wide dynamic range and low distortion.

#### 1.5 PLL system clock generation

- Integrated low jitter PLL for use in applications in which there is digital audio data present but the system cannot provide an audio related system clock. This mode is called audio mode.
- The PLL can generate 256 × 48 kHz and 384 × 48 kHz from a 27 MHz input clock. This mode is called video mode.



BITSTREAM CONVERSION

#### 2 APPLICATIONS

This audio DAC is excellently suitable for digital audio portable application, specially in applications in which an audio related system clock is not present.

#### 3 GENERAL DESCRIPTION

The UDA1334ATS is a single chip 2 channel digital-to-analog converter employing bitstream conversion techniques, including an on-board PLL. The extremely low power consumption and low voltage requirements make the device eminently suitable for use in low-voltage low-power portable digital audio equipment which incorporates a playback function.

The UDA1334ATS supports the I<sup>2</sup>S-bus data format with word lengths of up to 24 bits and the LSB-justified serial data format with word lengths of 16, 20 and 24 bits.

The UDA1334ATS has basic features such as de-emphasis (44.1 kHz sampling frequency, only supported in audio mode) and mute.

#### 4 ORDERING INFORMATION

TYPE		PACKAGE	
NUMBER	NAME	DESCRIPTION	VERSION
UDA1334ATS	IDA1334ATS SSOP16 plastic shrink small outline package; 16 leads; body width 4.4 mm		SOT369-1

## Low power audio DAC with PLL

UDA1334ATS

#### 5 QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supplies			-!-	!		!
$V_{DDA}$	DAC analog supply voltage		2.4	3.0	3.6	٧
$V_{DDD}$	digital supply voltage		2.4	3.0	3.6	V
I <sub>DDA</sub>	DAC analog supply current	audio mode	_	3.5	_	mA
		video mode	_	3.5	_	mA
I <sub>DDD</sub>	digital supply current	audio mode	_	2.5	_	mA
		video mode	_	4.5	_	mA
T <sub>amb</sub>	ambient temperature		-40	_	+85	°C
Digital-to-ana	log converter (V <sub>DDA</sub> = V <sub>DDD</sub> = 3.0 V)		•			•
V <sub>o(rms)</sub>	output voltage (RMS value)	at 0 dB (FS) digital input; note 1	_	900	_	mV
(THD+N)/S	total harmonic distortion-plus-noise to	f <sub>s</sub> = 44.1 kHz; at 0 dB	_	-90	_	dB
	signal ratio	f <sub>s</sub> = 44.1 kHz; at –60 dB; A-weighted	_	-40	_	dB
		f <sub>s</sub> = 96 kHz; at 0 dB	_	-85	_	dB
		f <sub>s</sub> = 96 kHz; at –60 dB; A-weighted	_	-38	_	dB
S/N	signal-to-noise ratio	f <sub>s</sub> = 44.1 kHz; code = 0; A-weighted	_	100	_	dB
		f <sub>s</sub> = 96 kHz; code = 0; A-weighted	_	98	_	dB
$\alpha_{\text{CS}}$	channel separation		_	100	_	dB
Power dissipa	ntion (at f <sub>s</sub> = 44.1 kHz)					
P	power dissipation	audio mode	_	18	_	mW
		video mode	_	24	_	mW


#### Note

1. The output voltage of the DAC scales proportionally to the power supply voltage.

## Low power audio DAC with PLL

## UDA1334ATS

#### 6 BLOCK DIAGRAM



## Low power audio DAC with PLL


UDA1334ATS

#### 7 PINNING

SYMBOL	PIN	PAD TYPE DESCRIPTION		
BCK	1	5 V tolerant digital input pad	bit clock input	
WS	2	5 V tolerant digital input pad	word select input	
DATAI	3	5 V tolerant digital input pad	serial data input	
$V_{DDD}$	4	digital supply pad	digital supply voltage	
V <sub>SSD</sub>	5	digital ground pad	digital ground	
SYSCLK/PLL1	6	5 V tolerant digital input pad	system clock input in video mode/PLL mode control 1 input in audio mode	
SFOR1	7	5 V tolerant digital input pad	serial format select 1 input	
MUTE	8	5 V tolerant digital input pad	mute control input	
DEEM/CLKOUT	9	5 V tolerant digital input/output pad	de-emphasis control input in audio mode/clock output in video mode	
PLL0	10	3-level input pad; note 1	PLL mode control 0 input	
SFOR0	11	digital input pad; note 1	serial format select 0 input	
V <sub>ref(DAC)</sub>	12	analog pad	DAC reference voltage	
$V_{DDA}$	13	analog supply pad	DAC analog supply voltage	
VOUTL	14	analog output pad	DAC output left	
V <sub>SSA</sub>	15	analog ground pad	DAC analog ground	
VOUTR	16	analog output pad	DAC output right	

#### Note

1. Because of test issues these pads are not 5 V tolerant and both pads should be at power supply voltage level or at a maximum of 0.5 V above that level.



## Low power audio DAC with PLL

#### UDA1334ATS

#### 8 FUNCTIONAL DESCRIPTION

#### 8.1 System clock

The UDA1334ATS incorporates a PLL capable of generating the system clock. The UDA1334ATS can operate in 2 modes:

- It operates as an asynchronous DAC, which means the device regenerates the internal clocks using a PLL from the incoming WS signal. This mode is called audio mode.
- It generates the internal clocks from a 27 MHz clock input, based on 32, 48 and 96 kHz sampling frequencies. This mode is called video mode.

In video mode, the digital audio input is slave, which means that the system must generate the BCK and WS signals from the output clock available at pin CLKOUT of the UDA1334ATS. The digital audio signals should be frequency locked to the CLKOUT signal.

#### Remarks:

- The WS edge MUST fall on the negative edge of the BCK at all times for proper operation of the digital I/O data interface
- 2. For LSB-justified formats it is important to have a WS signal with a duty factor of 50%.

#### 8.1.1 AUDIO MODE

Audio mode is enabled by setting pin PLL0 to LOW. De-emphasis can be activated via pin DEEM/CLKOUT according to Table 5.

In audio mode, pin SYSCLK/PLL1 is used to set the sampling frequency range as given in Table 1.

Table 1 Sampling frequency range in audio mode

SYSCLK/PLL1	SELECTION
LOW	$f_s = 25 \text{ to } 50 \text{ kHz}$
HIGH	f <sub>s</sub> = 50 to 100 kHz

#### 8.1.2 VIDEO MODE

In video mode, the master clock is a 27 MHz external clock (as is available in video environment). A clock-out signal is generated at pin DEEM/CLKOUT. The output frequency can be selected using pin PLL0. The output frequency is either 12.228 MHz (256  $\times$  48 kHz) with pin PLL0 being at MID level or 18.432 MHz (384  $\times$  48 kHz) with pin PLL0 being HIGH, as given in Table 2.

Table 2 Clock output selection in video mode

PLL0	SELECTION	
MID	12.228 MHz clock; note 1	
HIGH	18.432 MHz clock; note 2	
LOW	audio mode	

#### **Notes**

- 1. The supported sampling frequencies are: 96, 48 and 24 kHz or 64, 32 and 16 kHz.
- The supported sampling frequencies are: 96, 48 and 24 kHz; 72 and 36 kHz or 32 kHz.

#### 8.2 Interpolation filter

The interpolation digital filter interpolates from  $1f_s$  to  $64f_s$  by cascading FIR filters (see Table 3).

Table 3 Interpolation filter characteristics

ITEM	CONDITION	VALUE (dB)	
Pass-band ripple	Of <sub>s</sub> to 0.45f <sub>s</sub>	±0.02	
Stop band	>0.55f <sub>s</sub>	-50	
Dynamic range	Of <sub>s</sub> to 0.45f <sub>s</sub>	>114	

#### 8.3 Noise shaper

The 5th-order noise shaper operates at  $64f_s$ . It shifts in-band quantization noise to frequencies well above the audio band. This noise shaping technique enables high signal-to-noise ratios to be achieved. The noise shaper output is converted into an analog signal using a Filter Stream DAC (FSDAC).

## Low power audio DAC with PLL

#### UDA1334ATS

#### 8.4 Filter stream DAC

The FSDAC is a semi-digital reconstruction filter that converts the 1-bit data stream of the noise shaper to an analog output voltage. The filter coefficients are implemented as current sources and are summed at virtual ground of the output operational amplifier. In this way very high signal-to-noise performance and low clock jitter sensitivity is achieved. No post filter is needed due to the inherent filter function of the DAC. On-board amplifiers convert the FSDAC output current to an output voltage signal capable of driving a line output.


The output voltage of the FSDAC scales proportionally to the power supply voltage.


#### 8.5 Power-on reset

The UDA1334ATS has an internal Power-on reset circuit (see Fig.3) which resets the test control block.

The reset time (see Fig.4) is determined by an external capacitor which is connected between pin  $V_{ref(DAC)}$  and ground. The reset time should be at least 1  $\mu$ s for  $V_{ref(DAC)}$  < 1.25 V. When  $V_{DDA}$  is switched off, the device will be reset again for  $V_{ref(DAC)}$  < 0.75 V.

During the reset time the system clock should be running.





## Low power audio DAC with PLL

**UDA1334ATS** 

#### 8.6 Feature settings

#### 8.6.1 DIGITAL INTERFACE FORMAT SELECT

The digital audio interface formats (see Fig.5) can be selected via pins SFOR1 and SFOR0 as shown in Table 4.

For the digital audio interface holds that the BCK frequency can be maximum 64 times WS frequency.

The WS signal must change at the negative edge of the BCK signal for all digital audio formats.

Table 4 Data format selection

SFOR1	SFOR0	INPUT FORMAT	
LOW	LOW	I <sup>2</sup> S-bus input	
LOW	HIGH	LSB-justified 16 bits input	
HIGH	LOW	LSB-justified 20 bits input	
HIGH	HIGH	LSB-justified 24 bits input	

#### 8.6.2 DE-EMPHASIS CONTROL

This function is only available in audio mode. In that case, pin DEEM/CLKOUT can be used to activate the digital de-emphasis for 44.1 kHz as given in Table 5.

**Table 5** De-emphasis control (audio mode)

DEEM/CLKOUT	FUNCTION
LOW	de-emphasis off
HIGH	de-emphasis on

#### 8.6.3 MUTE CONTROL

The output signal can be soft muted by setting pin MUTE to HIGH as given in Table 6.


Table 6 Mute control


MUTE	FUNCTION
LOW	mute off
HIGH	mute on











## Low power audio DAC with PLL

UDA1334ATS

#### 9 LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 60134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>DD</sub>	supply voltage	note 1	_	4.0	V
T <sub>xtal(max)</sub>	maximum crystal temperature		_	150	°C
T <sub>stg</sub>	storage temperature		-65	+125	°C
T <sub>amb</sub>	ambient temperature		-40	+85	°C
V <sub>es</sub>	electrostatic handling voltage	human body model; note 2	-2000	+2000	V
		machine model; note 2	-250	+250	V
I <sub>sc(DAC)</sub>	short-circuit current of DAC	note 3			
		output short-circuited to V <sub>SSA</sub>	_	450	mA
		output short-circuited to V <sub>DDA</sub>	_	300	mA

#### **Notes**

- 1. All supply connections must be made to the same power supply.
- 2. ESD behaviour is tested according to JEDEC II standard.
- 3. Short-circuit test at  $T_{amb} = 0$  °C and  $V_{DDA} = 3$  V. DAC operation after short-circuiting cannot be warranted.

#### 10 HANDLING

Inputs and outputs are protected against electrostatic discharge in normal handling. However, to be totally safe, it is desirable to take normal precautions appropriate to handling MOS devices.

#### 11 THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
R <sub>th(j-a)</sub>	thermal resistance from junction to ambient	in free air	145	K/W

#### 12 QUALITY SPECIFICATION

In accordance with "SNW-FQ-611-E".

#### 13 DC CHARACTERISTICS

 $V_{DDD} = V_{DDA} = 3.0 \text{ V}$ ;  $T_{amb} = 25 \,^{\circ}\text{C}$ ;  $R_L = 5 \, \text{k}\Omega$ ; all voltages with respect to ground (pins  $V_{SSA}$  and  $V_{SSD}$ ); unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supplies						
$V_{DDA}$	DAC analog supply voltage	note 1	2.4	3.0	3.6	V
$V_{DDD}$	digital supply voltage	note 1	2.4	3.0	3.6	V
I <sub>DDA</sub>	DAC analog supply current	audio mode	_	3.5	_	mA
		video mode	_	3.5	_	mA
I <sub>DDD</sub>	digital supply current	audio mode	_	2.5	_	mA
l		video mode	_	4.5	_	mA

## Low power audio DAC with PLL

**UDA1334ATS** 

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Digital input p	ins: TTL compatible	-	'	!	•	1
V <sub>IH</sub>	HIGH-level input voltage		2.0	_	5.0	V
V <sub>IL</sub>	LOW-level input voltage		-0.5	_	+0.8	V
I <sub>LI</sub>	input leakage current		_	_	1	μΑ
C <sub>i</sub>	input capacitance		_	_	10	pF
3-level input:	pin PLL0	•	•			
V <sub>IH</sub>	HIGH-level input voltage		0.9V <sub>DDD</sub>	_	V <sub>DDD</sub> + 0.5	V
V <sub>IM</sub>	MID-level input voltage		0.4V <sub>DDD</sub>	_	0.6V <sub>DDD</sub>	V
V <sub>IL</sub>	LOW-level input voltage		-0.5	_	+0.5	V
Digital output	pins		•			
V <sub>OH</sub>	HIGH-level output voltage	$I_{OH} = -2 \text{ mA}$	0.85V <sub>DDD</sub>	_	_	V
V <sub>OL</sub>	LOW-level output voltage	I <sub>OL</sub> = 2 mA	_	_	0.4	V
DAC			•	•		
V <sub>ref(DAC)</sub>	reference voltage	with respect to V <sub>SSA</sub>	0.45V <sub>DD</sub>	0.5V <sub>DD</sub>	0.55V <sub>DD</sub>	V
R <sub>o(ref)</sub>	output resistance on pin V <sub>ref(DAC)</sub>		_	12.5	_	kΩ
I <sub>o(max)</sub>	maximum output current	(THD + N)/S < 0.1%; R <sub>L</sub> = 5 kΩ	_	tbf	_	mA
R <sub>L</sub>	load resistance		3	_	_	kΩ
C <sub>L</sub>	load capacitance	note 2	_	_	50	pF

#### **Notes**

- 1. All supply connections must be made to the same external power supply unit.
- 2. When the DAC drives a capacitive load above 50 pF, a series resistance of 100  $\Omega$  must be used to prevent oscillations in the output operational amplifier.

#### 14 AC CHARACTERISTICS

#### 14.1 Analog

 $V_{DDD} = V_{DDA} = 3.0 \text{ V}$ ;  $f_i = 1 \text{ kHz}$ ;  $T_{amb} = 25 \text{ °C}$ ;  $R_L = 5 \text{ k}\Omega$ ; all voltages with respect to ground (pins  $V_{SSA}$  and  $V_{SSD}$ ); unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	TYP.	UNIT	
DAC					
V <sub>o(rms)</sub>	output voltage (RMS value)	at 0 dB (FS) digital input; note 1	900	mV	
$\Delta V_o$	unbalance between channels		0.1	dB	
(THD + N)/S	total harmonic	f <sub>s</sub> = 44.1 kHz; at 0 dB	-90	dB	
	distortion-plus-noise to signal	f <sub>s</sub> = 44.1 kHz; at -60 dB; A-weighted	-40	dB	
	ratio	f <sub>s</sub> = 96 kHz; at 0 dB	-85	dB	
		f <sub>s</sub> = 96 kHz; at –60 dB; A-weighted	-38 dB		

## Low power audio DAC with PLL

UDA1334ATS

SYMBOL	PARAMETER	CONDITIONS	TYP.	UNIT
S/N	signal-to-noise ratio	f <sub>s</sub> = 44.1 kHz; code = 0; A-weighted	100	dB
		f <sub>s</sub> = 96 kHz; code = 0; A-weighted	98	dB
$\alpha_{CS}$	channel separation		100	dB
PSRR	power supply rejection ratio	$f_{ripple} = 1 \text{ kHz; } V_{ripple} = 30 \text{ mV (p-p)}$	60	dB

#### Note

1. The output voltage of the DAC scales proportionally to the analog power supply voltage.

#### 14.2 Timing

 $V_{DDD} = V_{DDA} = 2.4$  to 3.6 V;  $T_{amb} = -20$  to +85 °C;  $R_L = 5$  k $\Omega$ ; all voltages with respect to ground (pins  $V_{SSA}$  and  $V_{SSD}$ ); unless otherwise specified; note 1.


SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Output clock t	iming in video mode (see F	ig.6)	•	•	•	•
T <sub>sys</sub>	output clock cycle	f <sub>o</sub> = 12.228 MHz	_	81.38	_	ns
		f <sub>o</sub> = 18.432 MHz	_	54.25	_	ns
t <sub>CWL</sub>	output clock LOW time	f <sub>o</sub> = 12.228 MHz	0.3T <sub>sys</sub>	_	0.7T <sub>sys</sub>	ns
		f <sub>o</sub> = 18.432 MHz	0.4T <sub>sys</sub>	_	0.6T <sub>sys</sub>	ns
t <sub>CWH</sub>	output clock HIGH time	f <sub>o</sub> = 12.228 MHz	0.3T <sub>sys</sub>	_	0.7T <sub>sys</sub>	ns
		f <sub>o</sub> = 18.432 MHz	0.4T <sub>sys</sub>	_	0.6T <sub>sys</sub>	ns
Serial input da	nta timing (see Fig.7)	·	•			•
f <sub>BCK</sub>	bit clock frequency		_	_	64f <sub>s</sub>	Hz
t <sub>BCKH</sub>	bit clock HIGH time		50	_	_	ns
t <sub>BCKL</sub>	bit clock LOW time		50	_	_	ns
t <sub>r</sub>	rise time		_	_	20	ns
t <sub>f</sub>	fall time		_	_	20	ns
t <sub>su(DATAI)</sub>	set-up time data input		20	_	_	ns
t <sub>h(DATAI)</sub>	hold time data input		0	_	_	ns
t <sub>su(WS)</sub>	set-up time word select		20	_	_	ns
t <sub>h(WS)</sub>	hold time word select		10	_	_	ns


#### Note

1. The typical value of the timing is specified for a sampling frequency of 44.1 kHz.

## Low power audio DAC with PLL

## UDA1334ATS





## Low power audio DAC with PLL

### UDA1334ATS

#### 15 APPLICATION INFORMATION





Fig.8 Audio mode application diagram.

## Low power audio DAC with PLL

#### **UDA1334ATS**



In video mode, a clock output signal is generated by the UDA1334ATS which is master for the audio signals in the system; the digital audio interface is slave, which means the system must generate the BCK and WS signal from the UDA1334ATS output clock.

Fig.9 Video mode application diagram.


## Low power audio DAC with PLL

UDA1334ATS

#### 16 PACKAGE OUTLINE

SSOP16: plastic shrink small outline package; 16 leads; body width 4.4 mm

SOT369-1



#### **DIMENSIONS** (mm are the original dimensions)

						-,												
UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	bp	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	HE	L	Lp	Q	v	w	у	z <sup>(1)</sup>	θ
mm	1.5	0.15 0.00	1.4 1.2	0.25	0.32 0.20	0.25 0.13	5.30 5.10	4.5 4.3	0.65	6.6 6.2	1.0	0.75 0.45	0.65 0.45	0.2	0.13	0.1	0.48 0.18	10° 0°

#### Note

1. Plastic or metal protrusions of 0.20 mm maximum per side are not included.

OUTLINE		REFERENCES				ISSUE DATE
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT369-1		MO-152				<del>-95-02-04-</del> 99-12-27

## Low power audio DAC with PLL

#### UDA1334ATS

#### 17 SOLDERING

## 17.1 Introduction to soldering surface mount packages

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our "Data Handbook IC26; Integrated Circuit Packages" (document order number 9398 652 90011).

There is no soldering method that is ideal for all surface mount IC packages. Wave soldering is not always suitable for surface mount ICs, or for printed-circuit boards with high population densities. In these situations reflow soldering is often used.

#### 17.2 Reflow soldering

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several methods exist for reflowing; for example, infrared/convection heating in a conveyor type oven. Throughput times (preheating, soldering and cooling) vary between 100 and 200 seconds depending on heating method.

Typical reflow peak temperatures range from 215 to 250 °C. The top-surface temperature of the packages should preferable be kept below 230 °C.

#### 17.3 Wave soldering

Conventional single wave soldering is not recommended for surface mount devices (SMDs) or printed-circuit boards with a high component density, as solder bridging and non-wetting can present major problems.

To overcome these problems the double-wave soldering method was specifically developed.

If wave soldering is used the following conditions must be observed for optimal results:

- Use a double-wave soldering method comprising a turbulent wave with high upward pressure followed by a smooth laminar wave.
- For packages with leads on two sides and a pitch (e):
  - larger than or equal to 1.27 mm, the footprint longitudinal axis is preferred to be parallel to the transport direction of the printed-circuit board;
  - smaller than 1.27 mm, the footprint longitudinal axis must be parallel to the transport direction of the printed-circuit board.

The footprint must incorporate solder thieves at the downstream end.

 For packages with leads on four sides, the footprint must be placed at a 45° angle to the transport direction of the printed-circuit board. The footprint must incorporate solder thieves downstream and at the side corners.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Typical dwell time is 4 seconds at 250 °C. A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

#### 17.4 Manual soldering

Fix the component by first soldering two diagonally-opposite end leads. Use a low voltage (24 V or less) soldering iron applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C.

When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320  $^{\circ}\text{C}.$ 

## Low power audio DAC with PLL

UDA1334ATS

#### 17.5 Suitability of surface mount IC packages for wave and reflow soldering methods

PACKAGE	SOLDERING METHOD			
PACKAGE	WAVE	REFLOW <sup>(1)</sup>		
BGA, LFBGA, SQFP, TFBGA	not suitable	suitable		
HBCC, HLQFP, HSQFP, HSOP, HTQFP, HTSSOP, SMS	not suitable <sup>(2)</sup>	suitable		
PLCC <sup>(3)</sup> , SO, SOJ	suitable	suitable		
LQFP, QFP, TQFP	not recommended <sup>(3)(4)</sup>	suitable		
SSOP, TSSOP, VSO	not recommended <sup>(5)</sup>	suitable		

#### **Notes**

- 1. All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the maximum temperature (with respect to time) and body size of the package, there is a risk that internal or external package cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). For details, refer to the Drypack information in the "Data Handbook IC26; Integrated Circuit Packages; Section: Packing Methods".
- 2. These packages are not suitable for wave soldering as a solder joint between the printed-circuit board and heatsink (at bottom version) can not be achieved, and as solder may stick to the heatsink (on top version).
- 3. If wave soldering is considered, then the package must be placed at a 45° angle to the solder wave direction. The package footprint must incorporate solder thieves downstream and at the side corners.
- 4. Wave soldering is only suitable for LQFP, TQFP and QFP packages with a pitch (e) equal to or larger than 0.8 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65 mm.
- 5. Wave soldering is only suitable for SSOP and TSSOP packages with a pitch (e) equal to or larger than 0.65 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm.

#### 18 DEFINITIONS

Data sheet status	
Objective specification	This data sheet contains target or goal specifications for product development.
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.
Product specification	This data sheet contains final product specifications.
Limiting values	

Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

#### **Application information**

Where application information is given, it is advisory and does not form part of the specification.

#### 19 LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

## Philips Semiconductors – a worldwide company

Argentina: see South America

**Australia:** 3 Figtree Drive, HOMEBUSH, NSW 2140, Tel. +61 2 9704 8141, Fax. +61 2 9704 8139 **Austria:** Computerstr. 6, A-1101 WIEN, P.O. Box 213,

Tel. +43 1 60 101 1248, Fax. +43 1 60 101 1210 **Belarus:** Hotel Minsk Business Center, Bld. 3, r. 1211, Volodarski Str. 6,

220050 MINSK, Tel. +375 172 20 0733, Fax. +375 172 20 0773

**Belgium:** see The Netherlands **Brazil:** see South America

Bulgaria: Philips Bulgaria Ltd., Energoproject, 15th floor,

51 James Bourchier Blvd., 1407 SOFIA, Tel. +359 2 68 9211, Fax. +359 2 68 9102

Canada: PHILIPS SEMICONDUCTORS/COMPONENTS,

Tel. +1 800 234 7381, Fax. +1 800 943 0087

China/Hong Kong: 501 Hong Kong Industrial Technology Centre,

72 Tat Chee Avenue, Kowloon Tong, HONG KONG, Tel. +852 2319 7888, Fax. +852 2319 7700

Colombia: see South America Czech Republic: see Austria

Denmark: Sydhavnsgade 23, 1780 COPENHAGEN V,

Tel. +45 33 29 3333, Fax. +45 33 29 3905 **Finland:** Sinikalliontie 3, FIN-02630 ESPOO, Tel. +358 9 615 800, Fax. +358 9 6158 0920

France: 51 Rue Carnot, BP317, 92156 SURESNES Cedex,

Tel. +33 1 4099 6161, Fax. +33 1 4099 6427

Germany: Hammerbrookstraße 69, D-20097 HAMBURG,

Tel. +49 40 2353 60, Fax. +49 40 2353 6300

Hungary: see Austria

India: Philips INDIA Ltd, Band Box Building, 2nd floor, 254-D, Dr. Annie Besant Road, Worli, MUMBAI 400 025,

Tel. +91 22 493 8541, Fax. +91 22 493 0966

Indonesia: PT Philips Development Corporation, Semiconductors Division,

Gedung Philips, Jl. Buncit Raya Kav.99-100, JAKARTA 12510, Tel. +62 21 794 0040 ext. 2501, Fax. +62 21 794 0080

Ireland: Newstead, Clonskeagh, DUBLIN 14, Tel. +353 1 7640 000, Fax. +353 1 7640 200

Israel: RAPAC Electronics, 7 Kehilat Saloniki St, PO Box 18053, TEL AVIV 61180, Tel. +972 3 645 0444, Fax. +972 3 649 1007

Italy: PHILIPS SEMICONDUCTORS, Via Casati, 23 - 20052 MONZA (MI),

Tel. +39 039 203 6838, Fax +39 039 203 6800

**Japan:** Philips Bldg 13-37, Kohnan 2-chome, Minato-ku, TOKYO 108-8507, Tel. +81 3 3740 5130, Fax. +81 3 3740 5057

**Korea:** Philips House, 260-199 Itaewon-dong, Yongsan-ku, SEOUL, Tel. +82 2 709 1412, Fax. +82 2 709 1415

Malaysia: No. 76 Jalan Universiti, 46200 PETALING JAYA, SELANGOR,

Tel. +60 3 750 5214, Fax. +60 3 757 4880

**Mexico:** 5900 Gateway East, Suite 200, EL PASO, TEXAS 79905, Tel. +9-5 800 234 7381, Fax +9-5 800 943 0087

Middle East: see Italy

Netherlands: Postbus 90050, 5600 PB EINDHOVEN, Bldg. VB,

Tel. +31 40 27 82785, Fax. +31 40 27 88399

**New Zealand:** 2 Wagener Place, C.P.O. Box 1041, AUCKLAND, Tel. +64 9 849 4160. Fax. +64 9 849 7811

**Norway:** Box 1, Manglerud 0612, OSLO, Tel. +47 22 74 8000, Fax. +47 22 74 8341

Pakistan: see Singapore

**Philippines:** Philips Semiconductors Philippines Inc., 106 Valero St. Salcedo Village, P.O. Box 2108 MCC, MAKATI, Metro MANILA, Tel. +63 2 816 6380, Fax. +63 2 817 3474

**Poland**: Al.Jerozolimskie 195 B, 02-222 WARSAW, Tel. +48 22 5710 000, Fax. +48 22 5710 001

Portugal: see Spain Romania: see Italy

Russia: Philips Russia, UI. Usatcheva 35A, 119048 MOSCOW,

Tel. +7 095 755 6918, Fax. +7 095 755 6919

Singapore: Lorong 1, Toa Payoh, SINGAPORE 319762,

Tel. +65 350 2538, Fax. +65 251 6500

Slovakia: see Austria Slovenia: see Italy

South Africa: S.A. PHILIPS Pty Ltd., 195-215 Main Road Martindale,

2092 JOHANNESBURG, P.O. Box 58088 Newville 2114,

Tel. +27 11 471 5401, Fax. +27 11 471 5398 **South America:** Al. Vicente Pinzon, 173, 6th floor, 04547-130 SÃO PAULO, SP, Brazil,

Tel. +55 11 821 2333, Fax. +55 11 821 2382 **Spain:** Balmes 22, 08007 BARCELONA, Tel. +34 93 301 6312, Fax. +34 93 301 4107

Sweden: Kottbygatan 7, Akalla, S-16485 STOCKHOLM,

Tel. +46 8 5985 2000, Fax. +46 8 5985 2745 **Switzerland:** Allmendstrasse 140, CH-8027 ZÜRICH,

Tel. +41 1 488 2741 Fax. +41 1 488 3263

**Taiwan:** Philips Semiconductors, 6F, No. 96, Chien Kuo N. Rd., Sec. 1, TAIPEI, Taiwan Tel. +886 2 2134 2886, Fax. +886 2 2134 2874

Thailand: PHILIPS ELECTRONICS (THAILAND) Ltd., 209/2 Sanpavuth-Bangna Road Prakanong, BANGKOK 10260,

Tel. +66 2 745 4090, Fax. +66 2 398 0793

Turkey: Yukari Dudullu, Org. San. Blg., 2.Cad. Nr. 28 81260 Umraniye,

ISTANBUL, Tel. +90 216 522 1500, Fax. +90 216 522 1813

**Ukraine**: PHILIPS UKRAINE, 4 Patrice Lumumba str., Building B, Floor 7, 252042 KIEV, Tel. +380 44 264 2776, Fax. +380 44 268 0461

United Kingdom: Philips Semiconductors Ltd., 276 Bath Road, Hayes,

United Kingdom: Philips Semiconductors Ltd., 276 Bath Road, Hayes, MIDDLESEX UB3 5BX, Tel. +44 208 730 5000, Fax. +44 208 754 8421 United States: 811 East Arques Avenue, SUNNYVALE, CA 94088-3409,

Tel. +1 800 234 7381, Fax. +1 800 943 0087 **Uruguay:** see South America

Vietnam: see Singapore

Yugoslavia: PHILIPS, Trg N. Pasica 5/v, 11000 BEOGRAD,

Tel. +381 11 3341 299, Fax.+381 11 3342 553

For all other countries apply to: Philips Semiconductors, International Marketing & Sales Communications, Building BE-p, P.O. Box 218, 5600 MD EINDHOVEN, The Netherlands, Fax. +31 40 27 24825

Internet: http://www.semiconductors.philips.com

© Philips Electronics N.V. 2000

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands

753503/25/01/pp20

Date of release: 2000 Feb 09

Document order number: 9397 750 06657

Let's make things better.







SCA69