

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

DESCRIPTION

The M3727EFSP is a single-chip microcomputer designed with CMOS silicon gate technology. It is housed in a 52-pin shrink plastic molded DIP

In addition to their simple instruction sets, the ROM, RAM and I/O addresses are placed on the same memory map to enable easy programming.

The M3727EFSP has a OSD function and a data slicer function, so it is useful for a channel selection system for TV with a closed caption decoder.

FEATURES

,
Number of basic instructions
Memory size
ROM 60 K bytes
RAM1024 bytes
ROM correction memory64 bytes
ROM for OSD11072 bytes
RAM for OSD1920 bytes
Minimum instruction execution time
● Power source voltage5 V ± 10 %
Subroutine nesting
• Interrupts
• 8-bit timers
• Programmable I/O ports (Ports P0, P1, P2, P30, P31)
● Input ports (Ports P40–P46, P63, P64, P70–P72)
• Output ports (Ports P52–P55)
• 12 V withstand ports 7
• LED drive ports
• Serial I/O8-bit X 1 channe
• Multi-master I ² C-BUS interface
• A-D converter (8-bit resolution) 6 channels
• PWM output circuit
Power dissipation
In high-speed mode165mW
(at Vcc = 5.5V, 8MHz oscillation frequency, CRT on, and Data
slicer on)
In low-speed mode
(at Vcc = 5.5V, 32kHz oscillation frequency)

- Data slicer
- ROM correction function

OSD function

Display characters 40 characters X 16 lines
Kinds of characters256 kinds
(In EXOSD mode, they can be combined with 16 kinds of extra
fonts)
Character display area CC mode : 16 X 26 dots
OSD mode: 16 X 20 dots
EXOSD mode: 16 x 26 dots
Kinds of character sizes CC mode : 2 types
OSD mode : 14 types
EXOSD mode : 6 types
Kinds of character background colors
CC mode: 7 kinds (a character unit)
OSD mode: 7 kinds (a character unit)
EXOSD mode : 5 kinds (a character unit)
It can be specified by a screen unit (maximum 7 kinds).
Extra font coloring, raster coloring, border coloring
Kinds of character colors CC mode: 7 kinds (R, G, B)
OSD mode: 7 kinds (R, G, B)
EXOSD mode: 5 kinds (R, G, B)
Display position
Horizontal256 levels
Vertical 1024 levels
Attribute CC mode : smooth italic, underline, flash
OSD mode : border
EXOSD mode : border,
extra font (16 kinds)

APPLICATION


Window function
Dual layer OSD function

TV with a closed caption decoder

Automatic solid space function










Notice: This is not a final specification. Notice: This is not a final specification change. Some paramentic limits are subject to change.







FUNCTIONS

Parameter			Functions			
Number of basic instructions			71			
Instruction execution time			0.5 μs (the minimum instruction execution time, at 8 MHz oscillation frequency)			
Clock frequency			8 MHz (maximum)			
Memory size	ROM		60 K bytes			
	RAM		1024 bytes			
	ROM correction r	memory	64 bytes			
	OSD ROM		11072 bytes			
	OSD RAM		1920 bytes			
Input/Output ports	P00-P02, P04-P07	I/O	7-bit X 1 (N-channel open-drain output structure, can be used as 8-bit PWM output pins)			
	P03	I/O	1-bit X 1 (CMOS input/output structure, can be used as 14-bit PWM output pin)			
	P10, P15–P17	I/O	4-bit X 1 (CMOS input/output structure, can be used as OSD output pin, INT input pin, serial input pin)			
	P11-P14	I/O	4-bit X 1 (N-channel open-drain output structure, can be used as multimaster I ² C-BUS interface)			
	P2	I/O	8-bit X 1 (CMOS input/output structure, can be used as A-D input pins)			
	P30, P31	I/O	2-bit X 1 (CMOS input/output structure)			
	P40-P44	Input	5-bit X 1 (can be used as A-D input pins, INT input pins, external clock input pins)			
	P45, P46	Input	2-bit X 1 (N-channel open-drain output structure when serial I/O is used, can be used as serial I/O pins)			
	P52-P55	Output	4-bit X 1 (CMOS output structure, can be used as OSD output)			
	P63	Input	1-bit X 1 (can be used as sub-clock input pin, OSD clock input pin)			
	P64	Input	1-bit X 1 (CMOS output structure when LC is oscillating, can be used as sub-clock output pin, OSD clock output pin)			
	P70-P72	Input	3-bit X 1 (can be used as data slicer input/output)			
Serial I/O		'	8-bit X 1			
Multi-master I ² C-BUS inte	rface		1			
A-D converter			6 channels (8-bit resolution)			
PWM output circuit			14-bit X 1, 8-bit X 7			
Timers			8-bit timer X 6			
Subroutine nesting Interrupt Clock generating circuit			128 levels (maximum)			
			External interrupt X 3, Internal timer interrupt X 6, Serial I/O interrupt X 1, OSD interrupt X 1, Multi-master I ² C-BUS interface interrupt X 1, Data slicer interrupt X 1, f(XIN)/4092 interrupt X 1, VSYNC interrupt X 1, A-D conversion interrupt X 1, BRK instruction interrupt X 1			
			2 built-in circuits (externally connected to a ceramic resonator or a quartz-crystal oscillator)			
Data slicer			Built in			



MITSUBISHI MICROCOMPUTERS

M37274EFSP



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

FUNCTIONS (continued)

Parameter				Functions			
OSD function Number of display characters			play characters	40 characters X 16 lines			
		Character dis	play area	CC mode: 16 X 26 dots (dot structure: 16 X 20 dots)			
				OSD mode: 16 X 20 dots			
				EXOSD mode: 16 X 26 dots			
		Kinds of chara	acters	256 kinds			
				(In EXOSDmode, they can be combined with 16 kinds of extra fonts)			
		Kinds of chara	acter sizes	CC mode: 2 kinds			
				OSD mode: 14 kinds			
				EXOSD mode: 6 kinds			
	P		acter colors	CC mode: 7 kinds (R, G, B)			
				OSD mode: 7 kinds (R, G, B)			
				EXOSD mode: 5 kinds (R, G, B)			
		Display position (horizontal, vertical)	256 levels (horizontal) X 1024 levels (vertical)			
Power source volta	ige			5 V ± 10 %			
Power dissipation	In high-spe	ed OSD ON	Data slicer ON	165 mW typ. (at oscillation frequency f(XIN) = 8 MHz, fosc = 13 MHz)			
	mode	OSD OFF	Data slicer OFF	82.5 mW typ. (at oscillation frequency f(XIN) = 8 MHz)			
	In low-speed OSD OF mode		Data slicer OFF	0.33mW typ. (at oscillation frequency f(XcIN) = 32 kHz, f(XIN) = stopped)			
	In stop mode			0.055 mW (maximum)			
Operating temperature range				−10 °C to 70 °C			
Device structure				CMOS silicon gate process			
Package				52-pin shrink plastic molded DIP			







PIN DESCRIPTION

Pin	Name	Input/ Output	Functions				
Vcc, AVcc, Vss	Power source		Apply voltage of 5 V \pm 10 % (typical) to Vcc and AVcc, and 0 V to Vss.				
CNVss	CNVss		Connected to Vss.				
RESET	Reset input	Input	To enter the reset state, the reset input pin must be kept at a "L" for 2 μ s or more (und normal Vcc conditions). If more time is needed for the quartz-crystal oscillator to stabilize, this "L" condition should be maintained for the required time.				
XIN	Clock input	Input	This chip has an internal clock generating circuit. To control generating frequency, an external ceramic resonator or a quartz-crystal oscillator is connected between pins XIN and				
Хоит	Clock output	Output	XOUT. If an external clock is used, the clock source should be connected to the XIN pin and the XOUT pin should be left open.				
P00/PWM4– P02/PWM6, P03/DA, P04/PWM0–	I/O port P0	I/O	Port P0 is an 8-bit I/O port with direction register allowing each I/O bit to be individually programmed as input or output. At reset, this port is set to input mode. The output structure of P03 is CMOS output, that of P00–P02 and P04–P07 are N-channel open-drain output. See notes at end of Table for full details of port P0 functions.				
P07/PWM3	DA output	Output	Pin P03 is also used as 14-bit PWM output pin DA. The output structure is CMOS output.				
	8-bit PWM output	Output	Pins P00–P02 and P04–P07 are also used as PWM output pins PWM4–PWM6 and PWM0–PWM3 respectively. The output structure is N-channel open-drain output.				
P10/OUT2, P11/SCL1, P12/SCL2,	SCL1,		Port P1 is an 8-bit I/O port and has basically the same functions as port P0. The output structure of P10 and P15–P17 is CMOS output, that of P11–P14 is N-channel open-drain output.				
P13/SDA1,	OSD output	Output	Pin P10 is also used as OSD output pin OUT2. The output structure is CMOS output.				
P14/SDA2, P15, P16/INT3,	Multi-master I ² C-BUS interface	Output	Pin P11 is used as SCL1, SCL2, SDA1 and SDA2 respectively, when multi-master I ² C-BUS interface is used. The output structure is N-channel open-drain output.				
P17/SIN	External interrupt input	Input	Pin P16 is also used as external interrupt input pin INT3.				
	Serial I/O data input	Input	Pin P17 is also used as serial I/O data input pin SIN.				
P20-P23 P24/AD3-	I/O port P2	I/O	Port P2 is an 8-bit I/O port and has basically the same functions as port P0. The outp structure is CMOS output.				
P26/AD1, P27/AD5	Analog input	Input	Pins P24–P26, P27 are also used as analog input pins AD3–AD1, AD5 respectively.				
P30, P31	I/O port P3	I/O	Ports P30 and P31 are 2-bit I/O ports and have basically the same functions as port P0. The output structure is CMOS output.				
P40/AD4,	Input port P4	Input	Ports P40–P46 are a 7-bit input port.				
P41/INT2, P42/TIM2,	Analog input	Input	Pin P4o is also used as analog input pin AD4.				
P43/TIM3, P44/INT1,	External interrupt input	Input	Pins P41, P44 are also used as external interrupt input pins INT2, INT1.				
P45/Sout,	External clock input	Input	Pins P42 and P43 are also used as external clock input pins TIM2, TIM3 respectively.				
P46/Sclk	Serial I/O data output	Output	Pin P45 is used as serial I/O data output pin Sou⊤. The output structure is N-channel opendrain output.				
	Serial I/O synchronous clock input/output	I/O	Pin P46 is used as serial I/O synchronous clock input/output pin Sclk. The output structure is N-channel open-drain output.				
P52/R,P53/G,	Output port P5	Output	Ports P52–P55 are 4-bit output ports. The output structure is CMOS output.				
P54/B, P55/OUT1	OSD output	Output	Pins P52–P55 are also used as OSD output pins R, G, B, OUT1 respectively.				







PIN DESCRIPTION (continued)

Pin	Name	Input/ Output	Functions
P63/OSC1/	C1/ Input port Input Por		Ports P63 and P64 are 2-bit input port.
XCIN, P64/OSC2/	Clock input for OSD	Input	Pin P63 is also used as OSD clock input pin OSC1.
XCOUT	Clock output for OSD	Output	Pin P64 is also used as OSD clock output pin OSC2. The output structure is CMOS output.
	Sub-clock output	Output	Pin P64 is also used as sub-clock output pin Xcout. The output structure is CMOS output.
	Sub-clock input	Input	Pin P63 is also used as sub-clock input pin XCIN.
P70/CVIN,	Input port P7	Input	Ports P70-P72 are 3-bit input port.
P71/VHOLD, P72/RVCO	Input for data slicer	Input	Pins P70, P71 are also used as data slicer input pins CVIN, VHOLD respectively. When using data slicer, input composite video signal through a capacitor. Connect a capacitor between VHOLD and VSS.
	Input/output for data slicer	I/O	Pins P72 pin is also used as input/output pin for data slicer RVCO. When using data slicer, connect a resistor between RVCO and Vss.
HLF/AD6			When using data slicer, connect a filter using of a capacitor and a resistor between HLF and Vss.
	Analog input	Input	This is an analog input pin AD6.
Hsync	HSYNC input	Input	This is a horizontal synchronous signal input for OSD.
Vsync	VSYNC input	Input	This is a vertical synchronous signal input for OSD.

Note: As shown in the memory map (Figure 5), port P0 is accessed as a memory at address 00C016 of zero page. Port P0 has the port P0 direction register (address 00C116 of zero page) which can be used to program each bit as an input ("0") or an output ("1"). The pins programmed as "1" in the direction register are output pins. When pins are programmed as "0," they are input pins. When pins are programmed as output pins, the output data are written into the port latch and then output. When data is read from the output pins, the output pin level is not read but the data of the port latch is read. This allows a previously-output value to be read correctly even if the output "L" voltage has risen, for example, because a light emitting diode was directly driven. The input pins float, so the values of the pins can be read. When data is written into the input pin, it is written only into the port latch, while the pin remains in the floating state.








Fig. 1. I/O Pin Block Diagram (1)








Fig. 2. I/O Pin Block Diagram (2)



FUNCTIONAL DESCRIPTION Central Processing Unit (CPU)

The M37274EFSP uses the standard 740 Family instruction set. Refer to the table of 740 Family addressing modes and machine instructions or the SERIES 740 <Software> User's Manual for details on the instruction set.

Machine-resident 740 Family instructions are as follows:

The FST, SLW instruction cannot be used.

The MUL, DIV, WIT and STP instructions can be used.

CPU Mode Register

The CPU mode register contains the stack page selection bit and internal system clock selection bit. The CPU mode register is allocated at address 00FB16.




Fig. 3. CPU Mode Register





MEMORY

Special Function Register (SFR) Area

The special function register (SFR) area in the zero page contains control registers such as I/O ports and timers.

RAM

RAM is used for data storage and for stack area of subroutine calls and interrupts.

ROM

ROM is used for storing user programs as well as the interrupt vector area.

RAM for OSD

RAM for display is used for specifying the character codes and colors to display.

ROM for OSD

ROM for display is used for storing character data.

Interrupt Vector Area

The interrupt vector area contains reset and interrupt vectors.

Zero Page

The 256 bytes from addresses 000016 to 00FF16 are called the zero page area. The internal RAM and the special function registers (SFR) are allocated to this area.

The zero page addressing mode can be used to specify memory and register addresses in the zero page area. Access to this area with only 2 bytes is possible in the zero page addressing mode.

Special Page

The 256 bytes from addresses FF0016 to FFFF16 are called the special page area. The special page addressing mode can be used to specify memory addresses in the special page area. Access to this area with only 2 bytes is possible in the special page addressing mode.

ROM Correction Memory (RAM)

This is used as the program area for ROM correction.




Fig. 4. Memory map






Fig. 5. Memory Map of Special Function Register 1 (SFR1) (1)









Fig. 6. Memory Map of Special Function Register 1 (SFR2) (2)








Fig. 7. Memory Map of Special Function Register 2 (SFR2) (1)








Fig. 8. Memory Map of Special Function Register 2 (SFR2) (2)







	<bit allocation=""> </bit>	<state after="" immediately="" reset=""> 0 : "0" immediately after reset 1 : "1" immediately after reset</state>
	: No function bit 1 : Fix to this bit to "0" (do not write to "1") 1 : Fix to this bit to "1" (do not write to "0")	? : Indeterminate immediately after reset
Register Processor status register (PS) Program counter (PCH) Program counter (PCL)	Odo not write to "0") Bit allocation b7 N V T B D I Z C	State immediately after reset b0 ? ? ? ? ? 1 ? ? Contents of address FFFE ₁₆ Contents of address FFFE ₁₆

Fig. 9. Internal State of Processor Status Register and Program Counter at Reset





SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

INTERRUPTS

Interrupts can be caused by 18 different sources consisting of 4 external, 12 internal, 1 software, and reset. Interrupts are vectored interrupts with priorities as shown in Table 1. Reset is also included in the table because its operation is similar to an interrupt.

When an interrupt is accepted,

- (1) The contents of the program counter and processor status register are automatically stored into the stack.
- (2) The interrupt disable flag I is set to "1" and the corresponding interrupt request bit is set to "0."
- (3) The jump destination address stored in the vector address enters the program counter.

Other interrupts are disabled when the interrupt disable flag is set to "1."

All interrupts except the BRK instruction interrupt have an interrupt request bit and an interrupt enable bit. The interrupt request bits are in interrupt request registers 1 and 2 and the interrupt enable bits are in interrupt control registers 1 and 2. Figures 11 to 15 show the interrupt-related registers.

Interrupts other than the BRK instruction interrupt and reset are accepted when the interrupt enable bit is "1," interrupt request bit is "1," and the interrupt disable flag is "0." The interrupt request bit can be set to "0" by a program, but not set to "1." The interrupt enable bit can be set to "0" and "1" by a program.

Reset is treated as a non-maskable interrupt with the highest priority. Figure 10 shows interrupt control.

Interrupt Causes

(1) VSYNC and OSD interrupts

The VSYNC interrupt is an interrupt request synchronized with the vertical sync signal.

The OSD interrupt occurs after character block display to the CRT is completed.

(2) INT1, INT2, INT3 interrupts

With an external interrupt input, the system detects that the level of a pin changes from "L" to "H" or from "H" to "L," and generates an interrupt request. The input active edge can be selected by bits 3, 4 and 6 of the interrupt input polarity register (address 021216): when this bit is "0," a change from "L" to "H" is detected; when it is "1," a change from "H" to "L" is detected. Note that all bits are cleared to "0" at reset.

- (3) Timer 1, 2, 3 and 4 interrupts

 An interrupt is generated by an overflow of timer 1, 2, 3 or 4.
- (4) Serial I/O interrupt This is an interrupt request from the clock synchronous serial I/O function.
- (5) f(XIN)/4096 interrupt This interrupt occurs regularly with a f(XIN)/4096 period. Set bit 0 of the PWM mode register 1 to "0."
- (6) Data slicer interrupt
 An interrupt occurs when slicing data is completed.

 (7) Multi master I²C RUS interface interrupt
- (7) Multi-master I²C-BUS interface interrupt This is an interrupt request related to the multi-master I²C-BUS interface.
- (8) A-D conversion interrupt

An interrupt occurs at the completion of A-D conversion. Since A-D conversion interrupt and the INT3 interrupt share the same vector, an interrupt source is selected by bit 7 of the interrupt interval determination control register (address 021216).

Table 1. Interrupt Vector Addresses and Priority

Interrupt Source	Priority	Vector Addresses	Remarks
Reset	1	FFFF16, FFFE16	Non-maskable
OSD interrupt	2	FFFD16, FFFC16	
INT1 interrupt	3	FFFB16, FFFA16	Active edge selectable
Data slicer interrupt	4	FFF916, FFF816	
Serial I/O interrupt	5	FFF716, FFF616	
Timer 4 interrupt	6	FFF516, FFF416	
f(XIN)/4096 interrupt	7	FFF316, FFF216	
VSYNC interrupt	8	FFF116, FFF016	Active edge selectable
Timer 3 interrupt	9	FFEF16, FFEE16	
Timer 2 interrupt	10	FFED16, FFEC16	
Timer 1 interrupt	11	FFEB16, FFEA16	
A-D convertion · INT3 interrupt	12	FFE916, FFE816	Software switch by software (See note)/
			When selecting INT3 interrupt, active edge selectable.
INT2 interrupt	13	FFE716, FFE616	Active edge selectable
Multi-master I ² C-BUS interface interrupt	14	FFE516, FFE416	
Timer 5 ⋅ 6 interrupt	15	FFE316, FFE216	Software switch by software (See note)
BRK instruction interrupt	16	FFDF16, FFDE16	Non-maskable (software interrupt)

Note: Switching a source during a program causes an unnecessary interrupt occurs. Accordingly, set a source at initializing of program.







(9)Timer 5 · 6 interrupt

An interrupt is generated by an overflow of timer 5 or 6. Their priorities are same, and can be switched by software.

(10)BRK instruction interrupt

This software interrupt has the least significant priority. It does not have a corresponding interrupt enable bit, and it is not affected by the interrupt disable flag I (non-maskable).




Fig. 10. Interrupt Control



Interrupt Request Register 1 b7b6b5b4b3b2b1b0 Interrupt request register 1 (IREQ1) [Address 00FC16] В Name **Functions** After reset RW Timer 1 interrupt 0: No interrupt request issued 0 R * 0 1: Interrupt request issued request bit (TM1R) Timer 2 interrupt 0: No interrupt request issued 0 R:* 1 (TM2R) request bit 1: Interrupt request issued 2 Timer 3 interrupt 0: No interrupt request issued 0 R:* (TM3R) request bit 1: Interrupt request issued 0 3 Timer 4 interrupt 0: No interrupt request issued R * request bit (TM4R) 1: Interrupt request issued 4 OSD interrupt request 0: No interrupt request issued 0 R:* (CRTR) 1: Interrupt request issued bit 0: No interrupt request issued 0 R :∗ 5 VSYNC interrupt (VSCR) request bit 1: Interrupt request issued A-D conversion • INT3 0: No interrupt request issued 0 R ∶* 6 interrupt request bit (ADR) 1: Interrupt request issued Nothing is assigned. This bit is a write disable bit. 0 R When this bit is read out, the value is "0." *: "0" can be set by software, but "1" cannot be set.

Fig. 11. Interrupt Request Register 1




Fig. 12. Interrupt Request Register 2








Fig. 13. Interrupt Control Register 1




Fig. 14. Interrupt Control Register 2








Fig. 15. Interrupt Input Polarity Register



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

TIMERS

The M37271MF-XXXSP has 6 timers: timer 1, timer 2, timer 3, timer 4, timer 5, and timer 6. All timers are 8-bit timers with the 8-bit timer latch. The timer block diagram is shown in Figure 18.

All of the timers count down and their divide ratio is 1/(n+1), where n is the value of timer latch. By writing a count value to the corresponding timer latch (addresses 00F016 to 00F316: timers 1 to 4, addresses 020C16 and 020D16: timers 5 and 6), the value is also set to a timer, simultaneously.

The count value is decremented by 1. The timer interrupt request bit is set to "1" by a timer overflow at the next count pulse, after the count value reaches "0016".

(1) Timer 1

Timer 1 can select one of the following count sources:

- f(XIN)/16 or f(XCIN)/16
- f(XIN)/4096 or f(XCIN)/4096
- External clock from the P42 TIM2 pin

The count source of timer 1 is selected by setting bits 5 and 0 of timer mode register 1 (address 00F416). Either f(XIN) or f(XCIN) is selected by bit 7 of the CPU mode register.

Timer 1 interrupt request occurs at timer 1 overflow.

(2) Timer 2

Timer 2 can select one of the following count sources:

- f(XIN)/16 or f(XCIN)/16
- Timer 1 overflow signal
- External clock from the TIM2 pin

The count source of timer 2 is selected by setting bits 4 and 1 of timer mode register 1 (address 00F416). Either f(XIN) or f(XCIN) is selected by bit 7 of the CPU mode register. When timer 1 overflow signal is a count source for the timer 2, the timer 1 functions as an 8-bit prescaler.

Timer 2 interrupt request occurs at timer 2 overflow.

(3) Timer 3

Timer 3 can select one of the following count sources:

- f(XIN)/16 or f(XCIN)/16
- f(XCIN)
- External clock from the TIM3 pin

The count source of timer 3 is selected by setting bit 0 of timer mode register 2 (address 00F516) and bit 6 at address 00C716. Either f(XIN) or f(XCIN) is selected by bit 7 of the CPU mode register.

Timer 3 interrupt request occurs at timer 3 overflow.

(4) Timer 4

Timer 4 can select one of the following count sources:

- f(XIN)/16 or f(XCIN)/16
- f(XIN)/2 or f(XCIN)/2
- f(XCIN)

The count source of timer 3 is selected by setting bits 1 and 4 of timer mode register 2 (address 00F516). Either f(XIN) or f(XCIN) is selected by bit 7 of the CPU mode register. When timer 3 overflow signal is a count source for the timer 4, the timer 3 functions as an 8-bit prescaler.

Timer 4 interrupt request occurs at timer 4 overflow.

(5) Timer 5

Timer 5 can select one of the following count sources:

- f(XIN)/16 or f(XCIN)/16
- Timer 2 overflow signal
- Timer 4 overflow signal

The count source of timer 3 is selected by setting bit 6 of timer mode register 1 (address 00F416) and bit 7 of timer mode register 2 (address 00F516). When overflow of timer 2 or 4 is a count source for timer 5, either timer 2 or 4 functions as an 8-bit prescaler. Either f(XIN) or f(XCIN) is selected by bit 7 of the CPU mode register.

Timer 5 interrupt request occurs at timer 5 overflow.

(6) Timer 6

Timer 6 can select one of the following count sources:

- f(XIN)/16 or f(XCIN)/16
- Timer 5 overflow signal

The count source of timer 6 is selected by setting bit 7 of timer mode register 1 (address 00F416). Either f(XIN) or f(XCIN) is selected by bit 7 of the CPU mode register. When timer 5 overflow signal is a count source for timer 6, timer 5 functions as an 8-bit prescaler.

Timer 6 interrupt request occurs at timer 6 overflow.

At reset, timers 3 and 4 are connected by hardware and "FF16" is automatically set in timer 3; "0716" in timer 4. The f(XIN) */16 is selected as the timer 3 count source. The internal reset is released by timer 4 overflow in this state and the internal clock is connected.

At execution of the STP instruction, timers 3 and 4 are connected by hardware and "FF16" is automatically set in timer 3; "0716" in timer 4. However, the f(XIN) */16 is not selected as the timer 3 count source. So set both bit 0 of timer mode register 2 (address 00F516) and bit 6 at address 00C716 to "0" before execution of the STP instruction (f(XIN) */16 is selected as the timer 3 count source). The internal STP state is released by timer 4 overflow in this state and the internal clock is connected.

As a result of the above procedure, the program can start under a

*: When bit 7 of the CPU mode register (CM7) is "1," f(XIN) becomes f(XCIN).

The structure of timer-related registers is shown in Figure 16 and 17.





Timer Mode Register 1	_						
b7 b6 b5b4 b3 b2b1 b0	Ti	mer mode register 1 (TM	1) [Address 00F416]				
	В	Name	Functions	After reset	R	w	
	0	Timer 1 count source selection bit 1 (TM10)	0: f(XIN)/16 or f(XCIN)/16 (Note) 1: Count source selected by bit 5 of TM1	0	_	W	
	1	Timer 2 count source selection bit 1 (TM11)	Count source selected by bit 4 of TM1 External clock from TIM2 pin	0	R	W	
	2	Timer 1 count stop bit (TM12)	0: Count start 1: Count stop	0	R	W	
	3	Timer 2 count stop bit (TM13)	0: Count start 1: Count stop	0	R	W	
	4	Timer 2 count source selection bit 2 (TM14)	0: f(XIN)/16 or f(XCIN)/16 (See note) 1: Timer 1 overflow	0	R	W	
	5	Timer 1 count source selection bit 2 (TM15)	0: f(XIN)/4096 or f(XCIN)/4096 (See note) 1: External clock from TIM2 pin	0	R	W	
<u> </u>	6	Timer 5 count source selection bit 2 (TM16)	0: Timer 2 overflow 1: Timer 4 overflow	0	R	W	
<u> </u>	7	Timer 6 internal count source selection bit (TM17)	0: f(XIN)/16 or f(XCIN)/16 (See note) 1: Timer 5 overflow	0	R	W	
	7 Not	Timer 6 internal count source selection bit (TM17)	0: f(XIN)/16 or f(XCIN)/16 (See note)			W	

Fig. 16. Timer Mode Register 1




Fig. 17. Timer Mode Register 2








Fig. 18. Timer Block Diagram





SERIAL I/O

The M37274EFSP has a built-in serial I/O which can either transmit or receive 8-bit data serially in the clock synchronous mode.

The serial I/O block diagram is shown in Figure 19. The synchronous clock I/O pin (SCLK), and data output pin (SOUT) also function as port P4, data input pin (SIN) also functions as port P1.

Bit 2 of the serial I/O mode register (address 021316) selects whether the synchronous clock is supplied internally or externally (from the P46/SCLK pin). When an internal clock is selected, bits 1 and 0 select whether f(XIN) or f(XCIN) is divided by 8, 16, 32, or 64. To use SOUT and P46/SCLK pins for serial I/O, set the corresponding bits of the port P4 direction register (address 00C916) to "0." To use SIN pin for serial I/O, set the corresponding bit of the port P1 direction register (address 00C316) to "0."

The operation of the serial I/O is described below. The operation of the serial I/O differs depending on the clock source; external clock or internal clock.




Fig. 19. Serial I/O Block Diagram



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

Internal clock: The serial I/O counter is set to "7" during the write cycle into the serial I/O register (address 021416), and the transfer clock goes "H" forcibly. At each falling edge of the transfer clock after the write cycle, serial data is output from the Sout pin. Transfer direction can be selected by bit 5 of the serial I/O mode register. At each rising edge of the transfer clock, data is input from the SIN pin and data in the serial I/O register is shifted 1 bit.

After the transfer clock has counted 8 times, the serial I/O counter becomes "0" and the transfer clock stops at HIGH. At this time the interrupt request bit is set to "1."

External clock: The an external clock is selected as the clock source, the interrupt request is set to "1" after the transfer clock has been counted 8 counts. However, transfer operation does not stop, so the clock should be controlled externally. Use the external clock of 500kHz or less with a duty cycle of 50%.

The serial I/O timing is shown in Figure 20. When using an external clock for transfer, the external clock must be held at HIGH for initializing the serial I/O counter. When switching between an internal clock and an external clock, do not switch during transfer. Also, be sure to initialize the serial I/O counter after switching.

- **Notes 1:** On programming, note that the serial I/O counter is set by writing to the serial I/O register with the bit managing instructions, such as SEB and CLB.
 - 2: When an external clock is used as the synchronous clock, write transmit data to the serial I/O register when the transfer clock input level is HIGH.




Fig. 20. Serial I/O Timing (for LSB first)








Fig. 21. Serial I/O Mode Register





PWM OUTPUT FUNCTION

The M37274EFSP is equipped with a 14-bit PWM (DA) seven 8-bit PWMs (PWM0–PWM6). DA has a 14-bit resolution with the minimum resolution bit width of 0.25 μ s and a repeat period of 4096 μ s (for f(XIN) = 8 MHz). PWM0–PWM6 have the same circuit structure and an 8-bit resolution with minimum resolution bit width of 4 μ s and repeat period of 1024 μ s (for f(XIN) = 8 MHz).

Figure 22 shows the PWM block diagram. The PWM timing generating circuit applies individual control signals to PWM0–PWM6 using f(XIN) divided by 2 as a reference signal.

(1) Data Setting

When outputting DA, first set the high-order 8 bits to the DA-H register (address 024016), then the low-order 6 bits to the DA-L register (address 024116). When outputting PWM0–PWM6, set 8-bit output data to the PWMi register (i means 0 to 6; addresses 020016 to 020616).

(2) Transmitting Data from Register to PWM circuit Data transfer from the 8-bit PWM register to the 8-bit PWM circuit is

executed at writing data to the register.

The signal output from the 8-bit PWM output pin corresponds to the contents of this register.

Also, data transfer from the DA register (addresses 024016 and 024116) to the 14-bit PWM circuit is executed at writing data to the DA-L register (address 024116). Reading from the DA-H register (address 024016) means reading this transferred data. Accordingly, it is possible to confirm the data being output from the D-A output pin by reading the DA register.

(3) Operating of 8-bit PWM

The following explains PWM operation.

First, set the bit 0 of PWM mode register 1 (address 020A16) to "0" (at reset, bit 0 is already set to "0" automatically), so that the PWM count source is supplied.

PWM0–PWM3 are also used as pins P04–P07, PWM4–PWM6 are also used as pins P00–P02, respectively. Set the corresponding bits of the port P0 direction register to "1" (output mode). And select each output polarity by bit 3 of PWM mode register 1 (address 020A16). Then, set bits 7 to 0 of PWM mode register 2 to "1" (PWM output). The PWM waveform is output from the PWM output pins by setting these registers.

Figure 23 shows the 8-bit PWM timing. One cycle (T) is composed of 256 (28) segments. The 8 kinds of pulses, relative to the weight of each bit (bits 0 to 7), are output inside the circuit during 1 cycle. Refer to Figure 20 (a). The 8-bit PWM outputs waveform which is the logical sum (OR) of pulses corresponding to the contents of bits 0 to 7 of the 8-bit PWM register. Several examples are shown in Figure 23 (b). 256 kinds of output (HIGH area: 0/256 to 255/256) are selected by changing the contents of the PWM register. A length of entirely HIGH cannot be output, i.e. 256/256.

(4) Operating of 14-bit PWM

As with 8-bit PWM, set the bit 0 of the PWM mode register 1 (address 020A16) to "0" (at reset, bit 0 is already set to "0" automatically), so that the PWM count source is supplied. Pin DA is also used as port P03. Select output mode by setting bit 3 of the port P0 direction register. Next, select the output polarity by bit 3 of the PWM mode register 1. Then, the 14-bit PWM outputs from the D-A output pin by setting bit 1 of the PWM mode register 1 to "0" (at reset, this bit already set to "0" automatically) to select the DA output.

The output example of the 14-bit PWM is shown in Figure 23.

The 14-bit PWM divides the data of the DA latch into the low-order 6 bits and the high-order 8 bits.

The fundamental waveform is determined with the high-order 8-bit data "DH." A "H" level area with a length τ X DH("H" level area of fundamental waveform) is output every short area of "t" = 256τ = $64~\mu s$ (τ is the minimum resolution bit width of 0.25 μs). The "H" level area increase interval (tm) is determined with the low-order 6-bit data "DL." The "H" level are of smaller intervals "tm" shown in Table 6 is longer by τ than that of other smaller intervals in PWM repeat period "T" = 64t. Thus, a rectangular waveform with the different "H" width is output from the D-A pin. Accordingly, the PWM output changes by τ unit pulse width by changing the contents of the DA-H and DA-L registers. A length of entirely "H" output cannot be output, i. e. 256/ 256.

(5) Output after Reset

At reset, the output of ports P00–P02 and P04–P07 is in the high-impedance state and the contents of the PWM register and the PWM circuit are undefined. Note that after reset, the PWM output is undefined until setting the PWM register.





Table 2. Relation Between Low-order 6-bit Data and High-level Area Increase Interval

Low-order 6 bits of Data	Area Longer by τ Than That of Other tm (m = 0 to 63)
00000	Nothing
000001	m = 32
000010	m = 16, 48
000100	m = 8, 24, 40, 56
001000	m = 4, 12, 20, 28, 36, 44, 52, 60
010000	m = 2, 6, 10, 14, 18, 22, 26, 30, 34, 38, 42, 46, 50, 54, 58, 62
100000	m = 1, 3, 5, 7, 57, 59, 61, 63




Fig. 22. PWM Block Diagram








Fig. 23. 8-bit PWM Timing








Fig. 24. 14-bit PWM Output Example (f(XIN) = 8MHz)






Fig. 25. PWM Mode Register 1




Fig. 26. PWM Mode Register 2





A-D CONVERTER

(1)A-D Conversion Register (AD)

Å-D conversion reigister is a read-only register that stores the result of an A-D conversion. This register should not be read during A-D conversion.

(2)A-D Control Register (ADCON)

The A-D control register controls A-D conversion. Bits 1 and 0 of this register select analog input pins. When these pins are not used as anlog input pins, they are used as ordinary I/O pins. Bit 3 is the A-D conversion completion bit, A-D conversion is started by writing "0" to this bit. The value of this bit remains at "0" during an A-D conversion, then changes to "1" when the A-D conversion is completed.

Bit 4 controls connection between the resistor ladder and Vcc. When not using the A-D converter, the resistor ladder can be cut off from the internal Vcc by setting this bit to "0," accordingly providing low-power dissipation.

(3)Comparison Voltage Generator (Resistor Ladder)

The voltage generator divides the voltage between Vss and Vcc by 256, and outputs the divided voltages to the comparator as the reference voltage Vref.

(4)Channel Selector

The channel selector connects an analog input pin, selected by bits 1 and 0 of the A-D control register, to the comparator.

(5)Comparator and Control Circuit

The conversion result of the analog input voltage and the reference voltage "Vref" is stored in the A-D conversion register. The A-D conversion completion bit and A-D conversion interrupt request bit are set to "1" at the completion of A-D conversion.




Fig. 27. A-D Comparator Block Diagram






Fig. 28. A-D Control Register





SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

(6) Conversion Method

- ①Set bit 7 of the interrupt input polarity register (address 021216) to "1" to generate an interrupt request at completion of A-D conversion.
- ②Set the A-D conversion INT3 interrupt request bit to "0" (even when A-D conversion is started, the A-D conversion INT3 interrupt reguest bit is not set to "0" automatically).
- ③When using A-D conversion interrupt, enable interrupts by setting A-D conversion • INT3 interrupt request bit to "1" and setting the interrupt disable flag to "0."
- Set the Vcc connection selection bit to "1" to connect Vcc to the resistor ladder.
- Select analog input pins by the analog input selection bit of the A-D control register.
- ⑥ Set the A-D conversion completion bit to "0." This write operation starts the A-D conversion. Do not read the A-D conversion register during the A-D conversion.
- Verify the completion of the conversion by the state ("1") of the A-D conversion completion bit, the state ("1") of A-D conversion • INT3 interrupt reguest bit, or the occurrence of an A-D conversion interrupt.
- ®Read the A-D conversion register to obtain the conversion results.

Note : When the ladder resistor is disconnect from Vcc, set the Vcc connection selection bit to "0" between steps ⑦ and ⑧.

(7) Internal Operation

When the A-D conversion starts, the following operations are automatically performed.

- ①The A-D conversion register is set to "0016."
- ②The most significant bit of the A-D conversion register becomes "1," and the comparison voltage "Vref" is input to the comparator. At this point, Vref is compared with the analog input voltage "VIN."
- 3Bit 7 is determined by the comparison results as follows.

When Vref < VIN: bit 7 holds "1"
When Vref > VIN: bit 7 becomes "0"

With the above operations, the analog value is converted into a digital value. The A-D conversion terminates in a maximum of 50 machine cycles (12.5 μ s at f(XIN) = 8 MHz) after it starts, and the conversion result is stored in the A-D conversion register.

An A-D conversion interrupt request occurs at the same time as A-D conversion completion, the A-D conversion • INT3 interrupt request bit becomes "1." The A-D conversion completion bit also becomes "1."

Table 3. Expression for Vref and VREF

A-D conversion register contents "n" (decimal notation)	Vref (V)
0	0
1 to 255	$\frac{V_{REF}}{256}X (n - 0.5)$

Note: VREF indicates the voltage of internal Vcc.




Fig. 29. Changes in A-D Conversion Register and Comparison Voltage during A-D Conversion





(8) Definition of A-D Conversion Accuracy

The definition of A-D conversion accuracy is described below.

① Relative accuracy

• Zero transition error (VoT)

The deviation of the input voltage at which A-D conversion output data changes from "0" to "1," from the corresponding ideal A-D conversion characteristics between 0 and VREF.

$$V_{OT} = \frac{(V_0 - 1/2 \times V_{REF}/256)}{1LSB}$$
 [LSB]

• Full-scale transition error (VFST)

The deviation of the input voltage at which A-D conversion output data changes from "255" to "254," from the corresponding ideal A-D conversion characteristics between 0 and VREF.

$$V_{FST} = \frac{(V_{REF} - 3/2 \times V_{REF}/256) - V_{254}}{11 \text{ SB}}$$
 [LSB]

· Non-linearity error

The deviation of the actual A-D conversion characteristics, from the ideal A-D conversion characteristics between V₀ and V₂₅₄.

Non-linearity error =
$$\frac{V_n - (1LSB \times n + V_0)}{1LSB}$$
 [LSB]

· Differential non-linearity error

The deviation of the input voltage required to change output data by "1," from the corresponding ideal A-D conversion characteristics between 0 and VREF.

Differential non-linearity error =
$$\frac{(V_{n+1} - V_n) - 1LSB}{1LSB}$$
[LSB]

②Absolute accuracy

Absolute accuracy error

The deviation of the actual A-D conversion characteristics, from the ideal A-D conversion characteristics between 0 and VREF.

Absolute accuracy error =
$$\frac{V_n - 1LSBAX(n + 1/2)}{1LSBA}$$
 [LSB]

Note: The analog input voltage "Vn" at which A-D conversion output data changes from "n" to "n + 1" (n; 0 to 254) is as follows (refer to Figure 30):

1LSB with respect to relative accuracy =
$$\frac{V254 - V0}{254}$$
 [V]

1LSBA with respect to absolute accuracy =
$$\frac{\text{VREF}}{256}$$
 [V]




Fig. 30. Definition of A-D Conversion Accuracy







DATA SLICER

The M37274EFSP includes the data slicer function for the closed caption decoder (referred to as the CCD). This function takes out the caption data superimposed in the vertical blanking interval of a composite video signal. A composite video signal which makes the sync chip's polarity negative is input to the CVIN pin.

When the data slicer function is not used, the data slicer circuit can be cut off by setting bit 0 of data slicer control register 1 (address 00EA₁₆) to "0." Also, the timing signal generating circuit can be cut off by setting bit 0 of data slicer control register 2 (address 00EB₁₆) to "0." These settings can realize the low-power dissipation.




Fig. 31. Data Slicer Block Diagram





Figures 32 to 34 show the data slicer control registers.




Fig. 32. Data Slicer Control Register 1








Fig. 33. Data Slicer Control Register 2




Fig. 34. Data Slicer Control Register 3





(1) Clamping Circuit and Low-pass Filter

This filter attenuates the noise of the composite video signal input from the CVIN pin. The CVIN pin to which composite video signal is input requires a capacitor (0.1 μ F) coupling outside. Pull down the CVIN pin with a resistor of hundreds of kiloohms to 1 M . In addition, we recommend to install externally a simple low-pass filter using a resistor and a capacitor at the CVIN pin (refer to Figure 25).

(2) Sync Slice Circuit

This circuit takes out a composite sync signal from the output signal of the low-pass filter. Figure 25 shows the structure of the sync slice register.




Fig. 35. Sync Slice Register





(3) Synchronous Signal Separation Circuit

This circuit separates a horizontal synchronous signal and a vertical synchronous signal from the composite sync signal taken out in the sync slice circuit.

①Horizontal synchronous signal (Hsep)

A one-shot horizontal synchronous signal Hsep is generated at the falling edge of the composite sync signal.

②Vertical synchronous signal (Vsep)

As a V_{sep} signal generating method, it is possible to select one of the following 2 methods by using bit 7 of the sync slice register (address 00E316).

•Method 1 The "L" level width of the composite sync signal is measured. If this width exceeds a certain time, a V_{sep} signal is generated in synchronization with the rising of the timing signal immediately after this "L" level.

•Method 2 The "L" level width of the composite sync signal is measured. If this width exceeds a certain time, it is detected whether a falling of the composite sync signal exits or not in the "L" level period of the timing signal immediately after this "L" level. If a falling exists, a V_{sep} signal is generated in synchronization with the rising of the timing signal (refer to Figure 36).

Figure 36 shows a V_{sep} generating timing. The timing signal shown in the figure is generated from the reference clock which the timing generating circuit outputs.

Reading bit 5 of data slicer control register 2 permits determinating the shape of the V-pulse portion of the composite sync signal. As shown in Figure 38, when the A level matches the B level, this bit is "0." In the case of a mismatch, the bit is "1."

For the pins RVCO and the HLF, connect a resistor and a capacitor as shown in Figure 31. Make the length of wiring which is connected to these pins as short as possible so that a leakage current may not be generated.

Note: It takes a few tens of milliseconds until the reference clock becomes stable after the data slicer and the timing signal generating circuit are started. In this period, various timing signals, H_{sep} signals and V_{sep} signals become unstable. For this reason, take stabilization time into consideration when programming.




Fig. 36. Vsep Generating Timing (method 2)







(4) Timing Signal Generating Circuit

This circuit generates a reference clock which is 832 times as large as the horizontal synchronous signal frequency. It also generates various timing signals on the basis of the reference clock, horizontal synchronous signal and vertical synchronizing signal. The circuit operates by setting bit 0 of data slicer control register 2 (address 00EB₁₆) to "1."

The reference clock can be used as a display clock for OSD function in addition to the data slicer. The HSYNC signal can be used as a count source instead of the composite sync signal. However, when the HSYNC signal is selected, the data slicer cannot be used. A count source of the reference clock can be selected by bit 1 of data slicer control register 2 (address 00EB16).




Fig. 37. Determination of V-pulse Waveform



(5) Data Slice Line Specification Circuit

①Specification of data slice line

M37274MA-XXXSP has 2 data slice line specification circuits for slicing arbitrary 2 $_{\rm Hsep}$ in 1 field. The following 2 data slice lines are specified .

<Main data slice line>

This line is specified by the caption position register (address 00E016).

<Sub-data slice line>

This line is specified by the data slicer control register 3 (address 00FB16).

The counter is reset at the falling edge of V_{sep} and is incremented by 1 every H_{sep} pulse. When the counter value matched the value specified by bits 4 to 0 of the caption position register (in case of the sub-data slice line, by bits 3 to 7 of the data slicer control register 3), this H_{sep} is sliced.

The values of "0016" to "1F16" can be set in the caption position register. Bit 7 to bit 5 are used for testing. Set "1002." Figure 38 shows the signals in the vertical blanking interval. Figure 39 shows the structure of the caption position register.

2 Selection of field to be sliced data

In the case of the main data slice line, the field to be sliced data is selected by bits 2 and 1 of the data slicer control register 1 (address 00EA16). In the case of the sub-data slice line, the field is selected by bits 2 and 1 of the data slicer control register 3. When bit 2 of the data slicer control register 1 is set to "1," it is possible to slice data of both fields (refer to Figures 32 to 34).

③ Specification of line to set slice voltage The reference voltage for slicing (slice voltage) is generated by integrating the amplitude of the clock run-in pulse in the particular line (refer to Table 4).

4 Field determination

The field determination flag can be read out by bit 5 of the data slicer control register 1. This flag charge at the falling edge of V_{sep}.




Fig. 38. Signals in Vertical Blanking Interval







Table 4. Specifying of Field Whose Sets Reference Voltage

Bit 0 of DSC3	Field	Line
0	Field specified by bit 1 of DSC1 0: F2 1: F1	Line specified by bits 4 to 0 of CP (Main data slice line)
1	Field specified by bit 1 of DSC3 0: F2 1: F1	Line specified by bits 7 to 3 of DSC3 (Sub-data slice line)

DSC1: Data slice control register 1
DSC3: Data slice control register 3
CP: Caption position register

(6) Reference Voltage Generating Circuit and Comparator

The composite video signal clamped by the clamping circuit is input to the reference voltage generating circuit and the comparator.

① Reference voltage generating circuit

This circuit generates a reference voltage (slice voltage) by using the amplitude of the clock run-in pulse in line specified by the data

slice line specification circuit. Connect a capacitor between the VHOLD pin and the Vss pin, and make the length of wiring as short as possible so that a leakage current may not be generated.

2 Comparator

The comparator compares the voltage of the composite video signal with the voltage (reference voltage) generated in the reference voltage generating circuit, and converts the composite video signal into a digital value.




Fig. 39. Caption Position Register



(7) Start Bit Detecting Circuit

This circuit detects a start bit at line decided in the data slice line specification circuit. For start bit detection, it is possible to select one of the following two types by using bit 1 of clock run-in register 2 (address 00E716).

①After the lapse of the time corresponding to the set value of the start bit position register (address 00E116), the first rising of the composite video signal is detected as a start bit.

The time is set in bits 0 to 6 of the start bit position register (address 00E116) (refer to Figure 40). Set a value fit for the following conditions.

Figure 40 shows the structure of the start bit position register.

Time from the falling of the horizontal synchronizing signal to the last rising of the clock run-in

4 X set value of the start bit position register X reference clock period

Time from the faling of the horizontal synchronous signal to occurrence of the start bit




Fig. 40. Start Bit Position Register



②After a falling of the clock run-in pulse set in bits 2 to 0 of clock run-in detect register 2 (address 00E916) is detected, a start bit is detected by sampling a comparator output. A sampling clock for sampling is obtained by dividing the reference clock generated in the timing signal generating circuit by 13.

Figure 42 shows the structure of clock run-in detect register 2. The contents of bits 2 to 0 of clock run-in detect register 2 and bit 1 of clock run-in register 2 are written at a falling of the horizontal synchronous signal. For this reason, even if an instruction for setting is executed, the contents of the register cannot be rewritten until a falling of the horizontal synchronous signal.




Fig. 41. Clock Run-in Register 2




Fig. 42. Clock Run-in Detect Register 2





(8) Clock run-in determination circuit

This circuit sets a window in the clock run-in portion in the composite video signal, and then determinates clock run-in by counting the number of pulses in this window. Set the time from a falling of the horizontal synchronizing signal to a start of the window by bits 0 to 5 of the window register (address 00E216; refer to Figure 43). The window ends according to the contents of the setting of the start bit position register (refer to Figure 40).




Fig. 43. Window Register

M37274EFSP



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

For the main data slice line, the count value of pulses in the window is stored in clock run-in register 1 (address 00E616; refer to Figure 44). For the sub-data slice line, the count value of pulses in the window is stored in clock run-in register (address 020916; refer to Figure 45). When this count value is 4 to 6, it is determined as a clock run-in. Accordingly, set the count value so that the window may start after the first pulse of the clock run-in (refer to Figure 46).

The contents to be set in the window register are written at a falling of the horizontal synchronous signal. For this reason, even if an instruction for setting is executed, the contents of the register cannot be rewritten until a falling of the horizontal synchronous signal.

For the main data slice line, reference clock is counted in the period from a falling of the clock pulse set in bits 0 to 2 of clock run-in detect register 2 (address 00E916) to the next falling. The count value is stored in bits 3 to 7 of clock run-in detect register 1 (address 00E816) (When the count value exceeds "1F16," "1F16" is held). For the subdata slice line, the count value is stored in bits 3 to 7 of clock run-in detect register 3 (address 020816). Read out these bits after the occurence of a data slicer interrupt (refer to (11) Interrupt Request Generating Circuit).

Figure 48 shows the structure of clock run-in detect registers 1 and 3




Fig. 44. Clock Run-in Register 1








Fig. 45. Clock Run-in Register 3




Fig. 46. Window Setting




Fig. 47. Clock Run-in Detect Registers 1 and 3



M37274EFSP



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

(9) Data clock generating circuit

This circuit generates a data clock synchronized with the start bit detected in the start bit detecting circuit.

Set the time from detection of the start bit to occurrence of the data clock in bits 3 to 7 of clock run-in detect register 2 (address 00E916). The time to be set is represented by the following expression:

Time = (13 + set value) X reference clock period

For a data clock, 16 pulses are generated. When just 16 pulses have

been generated, bit 7 of the data slicer control register is set to "1" (refer to Figure 32 to 34). When method 1 is already selected as a start bit detecting method, this bit becomes a logical product (AND) value with a clock run-in determination result by setting bit 7 of the start bit position register to "1."

When method 2 is already selected as a start bit detecting method and 16 pulses are generated of a data clock regardless of bit 7 of the start bit position register, this bit is set to "1." The contents of this bit are reset at a falling of the vertical synchronizing signal (Vsep).

Table 5. Setting Conditions for Caption Data Latch Completion Flag

Bit 7 of SP	Conditions for Setting Bit 7 of DSC1 to "1"	Conditions for Setting Bit 4 of DSC3 to "1"
0	Data clock of 16 pulses has occured in main data slaice line	Data clock of 16 pulses has occured in sub-data slaice line
1	Data clock of 16 pulses has occured in main data slaice line	Data clock of 16 pulses has occured in sub-data slaice line
	AND	AND
	Clock run-in pulse are detected 4 to 6 times	Clock run-in pulse are detected 4 to 6 times

(10) 16-bit Shift Register

The caption data converted into a digital value by the comparator is stored into the 16-bit shift register in synchronization with the data clock. For the main data slice line, the contents of the high-order 8 bits of the stored caption data and the contents of the low-order 8 bits of the same data can be obtained by reading out data register 2 (address 00E516) and data register 1 (address 00E416), respectively. For the sub-data slice line, the contents of the high-order 8 bits and the contents of the low-order 8 bits can be obtained by reading out the data register 4 (address 00ED16) and data register 3 (address 00EC16), respectively. These registers are reset to "0" at a falling of Vsep. Read out data registers 1 and 2 after the occurence of a data slicer interrupt (refer to (11) Interrupt Request Generating Circuit).

(11) Interrupt Request Generating Circuit

The interrupt requests as shown in Table 6 are generated by combination of the following bits; bits 5 and 6 of the clock run-in register 3 (address 020916), bit 1 of the clock run-in register 2 (address 00E716). Read out the contents of data registers 1 to 4 and the contents of bits 3 to 7 of clock run-in detect registers 1 and 3 after the occurence of a data slicer interrupt request.

Table 6. Occurence Sources of Interrupt Request

С	CR3 CR2 Occurence Souces of Interrupt Request			
b5	b6	b1	Slice line	Sources
		0		At end of data slice line
	0	1		
0	1	0	Main data slice line	Data clock of 16 pulses has occured AND Clock run-in pulse are detected 4 to 6 times
		1		Data clock of 16 pulses has occured
0		0 1		At end of data slice line
1	1	0	Sub-data slice line	Data clock of 16 pulses has occured AND Clock run-in pulse are detected 4 to 6 times
		1		Data clock of 16 pulses has occured





(12) Synchronous Signal Counter

The synchronous signal counter counts the composite sync signal taken out from a video signal in the data slicer circuit or the vertical synchronous signal V_{Sep} as a count source.

The count value in a certain time (T time) generated by $f(XIN)/2^{13}$ or $f(XIN)/2^{13}$ is stored into the 5-bit latch. Accordingly, the latch value changes in the cycle of T time. When the count value exceeds "1F16," "1F16" is stored into the latch.

The latch value can be obtained by reading out the sync pulse counter register (address 020F₁₆). A count source is selected by bit 5 of the sync pulse counter register.

The synchronous signal counter is used when bit 0 of PWM mode register 1 (address 02EA₁₆).

Figure 48 shows the structure of the sync pulse counter and Figure 49 shows the synchronous signal counter block diagram.




Fig. 48. Sync Pulse Counter Register




Fig. 49. Synchronous Signal Counter Block Diagram





MULTI-MASTER I2C-BUS INTERFACE

The multi-master I²C-BUS interface is a serial communications circuit, conforming to the Philips I²C-BUS data transfer format. This interface, offering both arbitration lost detection and a synchronous functions, is useful for the multi-master serial communications. Figure 50 shows a block diagram of the multi-master I²C-BUS interface and Table 7 shows multi-master I²C-BUS interface functions. This multi-master I²C-BUS interface consists of the I²C address register, the I²C data shift register, the I²C clock control register, the I²C control register, the I²C status register and other control circuits.

Table 7. Multi-master I²C-BUS Interface Functions

Item	Function
Format	In conformity with Philips I ² C-BUS standard: 10-bit addressing format 7-bit addressing format High-speed clock mode Standard clock mode
Communication mode	In conformity with Philips I ² C-BUS standard: Master transmission Master reception Slave transmission Slave reception
SCL clock frequency	16.1 kHz to 400 kHz (at φ = 4 MHz)

 ϕ : System clock = f(XIN)/2

Note: We are not responsible for any third party's infringement of patent rights or other rights attributable to the use of the control function (bits 6 and 7 of the I²C control register at address 00F916) for connections between the I²C-BUS interface and ports (SCL1, SCL2, SDA1, SDA2).




Fig. 50. Block Diagram of Multi-master I²C-BUS Interface





(1) I²C Data Shift Register

The I²C data shift register (S0: address 00F616) is an 8-bit shift register to store receive data and write transmit data.

When transmit data is written into this register, it is transferred to the outside from bit 7 in synchronization with the SCL clock, and each time one-bit data is output, the data of this register are shifted one bit to the left. When data is received, it is input to this register from bit 0 in synchronization with the SCL clock, and each time one-bit data is input, the data of this register are shifted one bit to the left.

The I^2C data shift register is in a write enable status only when the ESO bit of the I^2C control register (address 00F916) is "1." The bit counter is reset by a write instruction to the I^2C data shift register. When both the ESO bit and the MST bit of the I^2C status register (address 00F816) are "1," the SCL is output by a write instruction to the I^2C data shift register. Reading data from the I^2C data shift register is always enabled regardless of the ESO bit value.

Note: To write data into the I²C data shift register after setting the MST bit to "0" (slave mode), keep an interval of 8 machine cycles or more.




Fig. 51. I²C Address Register



(2) I²C Address Register

The I²C address register (address 00F716) consists of a 7-bit slave address and a read/write bit. In the addressing mode, the slave address written in this register is compared with the address data to be received immediately after the START condition are detected.

■ Bit 0: Read/Write Bit (RBW)

Not used when comparing addresses, in the 7-bit addressing mode. In the 10-bit addressing mode, the first address data to be received is compared with the contents (SAD6 to SAD0 + RBW) of the $\rm I^2C$ address register.

The RBW bit is cleared to "0" automatically when the stop condition is detected.

■ Bits 1 to 7: Slave Address (SAD0-SAD6)

These bits store slave addresses. Regardless of the 7-bit addressing mode and the 10-bit addressing mode, the address data transmitted from the master is compared with the contents of these bits.




Fig. 52. I²C Address Register





(3) I²C Clock Control Register

The I²C clock control register (address 00FA16) is used to set ACK control, SCL mode and SCL frequency.

■ Bits 0 to 4: SCL Frequency Control Bits (CCR0-CCR4)

These bits control the SCL frequency. Refer to Table 7.

■ Bit 5: SCL Mode Specification Bit (FAST MODE)

This bit specifies the SCL mode. When this bit is set to "0," the standard clock mode is set. When the bit is set to "1," the high-speed clock mode is set.

■ Bit 6: ACK Bit (ACK BIT)

This bit sets the SDA status when an ACK clock* is generated. When this bit is set to "0," the ACK return mode is set and SDA goes to LOW at the occurrence of an ACK clock. When the bit is set to "1," the ACK non-return mode is set. The SDA is held in the HIGH status at the occurrence of an ACK clock.

However, when the slave address matches the address data in the reception of address data at ACK BIT = "0," the SDA is automatically made LOW (ACK is returned). If there is a mismatch between the slave address and the address data, the SDA is automatically made HIGH (ACK is not returned).

*ACK clock: Clock for acknowledgement

■ Bit 7: ACK Clock Bit (ACK)

This bit specifies a mode of acknowledgment which is an acknowledgment response of data transmission. When this bit is set to "0," the no ACK clock mode is set. In this case, no ACK clock occurs after data transmission. When the bit is set to "1," the ACK clock mode is set and the master generates an ACK clock upon completion of each 1-byte data transmission. The device for transmitting address data and control data releases the SDA at the occurrence of an ACK clock (make SDA HIGH) and receives the ACK bit generated by the data receiving device.

Note: Do not write data into the I²C clock control register during transmission. If data is written during transmission, the I²C clock generator is reset, so that data cannot be transmitted normally.




Fig. 53. I²C Address Register





(4) I²C Control Register

The I²C control register (address 00F916) controls the data communication format.

■ Bits 0 to 2: Bit Counter (BC0–BC2)

These bits decide the number of bits for the next 1-byte data to be transmitted. An interrupt request signal occurs immediately after the number of bits specified with these bits are transmitted.

When a START condition is received, these bits become "0002" and the address data is always transmitted and received in 8 bits.

■ Bit 3: I²C Interface Use Enable Bit (ESO)

This bit enables usage of the multimaster I²C BUS interface. When this bit is set to "0," the use disable status is provided, so the SDA and the SCL become high-impedance. When the bit is set to "1," use of the interface is enabled.

When ESO = "0," the following is performed.

- PIN = "1," BB = "0" and AL = "0" are set (they are bits of the I²C status register at address 00F816).
- Writing data to the I²C data shift register (address 00F616) is disabled

■ Bit 4: Data Format Selection Bit (ALS)

This bit decides whether or not to recognize slave addresses. When this bit is set to "0," the addressing format is selected, so that address data is recognized. When a match is found between a slave address and address data as a result of comparison or when a general call (refer to "(5) I²C Status Register," bit 1) is received, transmission processing can be performed. When this bit is set to "1," the free data format is selected, so that slave addresses are not recognized.

■ Bit 5: Addressing Format Selection Bit (10BIT SAD)

This bit selects a slave address specification format. When this bit is set to "0," the 7-bit addressing format is selected. In this case, only the high-order 7 bits (slave address) of the I²C address register (address 00F716) are compared with address data. When this bit is set to "1," the 10-bit addressing format is selected, all the bits of the I²C address register are compared with address data.

■ Bits 6 and 7: Connection Control Bits between I²C-BUS Interface and Ports (BSEL0, BSEL1)

These bits controls the connection between SCL and ports or SDA and ports (refer to Figure 55).




Fig. 54. Connection Port Control by BSEL0 and BSEL1








Fig. 55. I²C Control Register

M37274EFSP



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

(5) I²C Status Register

The I²C status register (address 00F816) controls the I²C-BUS interface status. The low-order 4 bits are read-only bits and the high-order 4 bits can be read out and written to.

■ Bit 0: Last Receive Bit (LRB)

This bit stores the last bit value of received data and can also be used for ACK receive confirmation. If ACK is returned when an ACK clock occurs, the LRB bit is set to "0." If ACK is not returned, this bit is set to "1." Except in the ACK mode, the last bit value of received data is input. The state of this bit is changed from "1" to "0" by executing a write instruction to the $\rm I^2C$ data shift register (address 00F616).

■ Bit 1: General Call Detecting Flag (AD0)

This bit is set to "1" when a general call* whose address data is all "0" is received in the slave mode. By a general call of the master device, every slave device receives control data after the general call. The AD0 bit is set to "0" by detecting the STOP condition or START condition.

*General call: The master transmits the general call address "0016" to all slaves.

■ Bit 2: Slave Address Comparison Flag (AAS)

This flag indicates a comparison result of address data.

- ① In the slave receive mode, when the 7-bit addressing format is selected, this bit is set to "1" in one of the following conditions.
 - •The address data immediately after occurrence of a START condition matches the slave address stored in the high-order 7 bits of the I²C address register (address 00F716).
 - •A general call is received.
- ② In the slave reception mode, when the 10-bit addressing format is selected, this bit is set to "1" with the following condition.
 - When the address data is compared with the I²C address register (8 bits consists of slave address and RBW), the first bytes match.
- ③ The state of this bit is changed from "1" to "0" by executing a write instruction to the I²C data shift register (address 00F616). Bit 3: Arbitration Lost* Detecting Flag (AL)

In the master transmission mode, when a device other than the microcomputer sets the SDA to "L,", arbitration is judged to have been lost, so that this bit is set to "1." At the same time, the TRX bit is set to "0," so that immediately after transmission of the byte whose arbitration was lost is completed, the MST bit is set to "0." When arbitration is lost during slave address transmission, the TRX bit is set to "0" and the reception mode is set. Consequently, it becomes possible to receive and recognize its own slave address transmitted by another master device.

*Arbitration lost: The status in which communication as a master is disabled

■ Bit 4: I²C-BUS Interface Interrupt Request Bit (PIN)

This bit generates an interrupt request signal. Each time 1-byte data is transmitted, the state of the PIN bit changes from "1" to "0." At the same time, an interrupt request signal is sent to the CPU. The PIN bit is set to "0" in synchronization with a falling edge of the last clock (including the ACK clock) of an internal clock and an interrupt request signal occurs in synchronization with a falling edge of the PIN bit. When the PIN bit is "0," the SCL is kept in the "0" state and clock

generation is disabled. Figure 57 shows an interrupt request signal generating timing chart.

The PIN bit is set to "1" in any one of the following conditions.

- Executing a write instruction to the I²C data shift register (address 00F616)
- When the ESO bit is "0"
- At reset

The conditions in which the PIN bit is set to "0" are shown below:

- Immediately after completion of 1-byte data transmission (including when arbitration lost is detected)
- Immediately after completion of 1-byte data reception
- In the slave reception mode, with ALS = "0" and immediately after completion of slave address or general call address reception
- In the slave reception mode, with ALS = "1" and immediately after completion of address data reception
- Bit 5: Bus Busy Flag (BB)

This bit indicates the status of use of the bus system. When this bit is set to "0," this bus system is not busy and a START condition can be generated. When this bit is set to "1," this bus system is busy and the occurrence of a START condition is disabled by the START condition duplication prevention function (Note).

This flag can be written by software only in the master transmission mode. In the other modes, this bit is set to "1" by detecting a START condition and set to "0" by detecting a STOP condition. When the ESO bit of the l^2C control register (address 00F916) is "0" and at reset, the BB flag is kept in the "0" state.





■ Bit 6: Communication Mode Specification Bit (transfer direction specification bit: TRX)

This bit decides the direction of transfer for data communication. When this bit is "0," the reception mode is selected and the data of a transmitting device is received. When the bit is "1," the transmission mode is selected and address data and control data are output into the SDA in synchronization with the clock generated on the SCL.

When the ALS bit of the I^2C control register (address 00F916) is "0" in the slave reception mode is selected, the TRX bit is set to "1" (transmit) if the least significant bit (R/\overline{W} bit) of the address data transmitted by the master is "1." When the ALS bit is "0" and the R/\overline{W} bit is "0," the TRX bit is cleared to "0" (receive).

The TRX bit is cleared to "0" in one of the following conditions.

- When arbitration lost is detected.
- When a STOP condition is detected.
- When occurrence of a START condition is disabled by the START condition duplication prevention function (Note).
- With MST = "0" and when a START condition is detected.
- With MST = "0" and when ACK non-return is detected.
- At reset

Bit 7: Communication Mode Specification Bit (master/slave specification bit: MST)

This bit is used for master/slave specification for data communication. When this bit is "0," the slave is specified, so that a START condition and a STOP condition generated by the master are received, and data communication is performed in synchronization with the clock generated by the master. When this bit is "1," the master is specified and a START condition and a STOP condition are generated, and also the clocks required for data communication are generated on the SCL.

The MST bit is cleared to "0" in one of the following conditions.

- Immediately after completion of 1-byte data transmission when arbitration lost is detected
- When a STOP condition is detected.
- When occurence of a START condition is disabled by the START condition duplication preventing function (Note).
- At rese

Note: The START condition duplication prevention function disables the START condition generation, reset of bit counter reset, and SCL output, when the following condition is satisfied:

• a START condition is set by another master device.




Fig. 56. I²C Status Register








Fig. 57. Interrupt Request Signal Generation Timing

(6) START Condition Generation Method

When the ESO bit of the I²C control register (address 00F916) is "1," execute a write instruction to the I²C status register (address 00F816) to set the MST, TRX and BB bits to "1." A START condition will then be generated. After that, the bit counter becomes "0002" and an SCL for 1 byte is output. The START condition generation timing and BB bit set timing are different in the standard clock mode and the high-speed clock mode. Refer to Figure 58 for the START condition generation timing diagram, and Table 8 for the START condition/STOP condition generation timing table.




Fig. 58. START Condition Generation Timing Diagram

(7) RESTART Condition Generation Method

To generate the RESTART condition, take the following sequence:

①Set "2016" to the I²C status register (S1).

②Write a transmit data to the I²C data shift register.

③Set "F016" to the I²C status register (S1) again.

<Example of Setting of RESTART Condition>

 I^2C status register ; S1 = 2016

I²C data shift register; S0 = transmit data after restart

 I^2C status register ; S1 = F0₁₆





(8) STOP Condition Generation Method

When the ES0 bit of the I^2C control register (address 00F916) is "1," execute a write instruction to the I^2C status register (address 00F816) for setting the MST bit and the TRX bit to "1" and the BB bit to "0". A STOP condition will then be generated. The STOP condition generation timing and the BB flag reset timing are different in the standard clock mode and the high-speed clock mode. Refer to Figure 51 for the STOP condition generation timing diagram, and Table 8 for the START condition/STOP condition generation timing table.




Fig. 59. STOP Condition Generation Timing Diagram

Table 8. START Condition/STOP Condition Generation Timing Table

Item	Standard Clock Mode	High-speed Clock Mode
Setup time	5.0 μs (20 cycles)	2.5 µs (10 cycles)
Hold time	5.0 μs (20 cycles)	2.5 µs (10 cycles)
Set/reset time for BB flag	3.0 μs (12 cycles)	1.5 <i>µ</i> s (6 cycles)

Note: Absolute time at ϕ = 4 MHz. The value in parentheses denotes the number of ϕ cycles.

(9) START/STOP Condition Detect Conditions

The START/STOP condition detect conditions are shown in Figure 52 and Table 9. Only when the 3 conditions of Table 9 are satisfied, a START/STOP condition can be detected.

Note: When a STOP condition is detected in the slave mode (MST = 0), an interrupt request signal "IICIRQ" is generated to the CPU.




Fig. 60. START Condition/STOP Condition Detect Timing
Diagram

Table 9. START Condition/STOP Condition Detect Conditions

Standard Clock Mode	High-speed Clock Mode		
6.5 μs (26 cycles) < SCL	1.0 μs (4 cycles) < SCL		
release time	release time		
$3.25 \mu s$ (13 cycles) < Setup time	0.5 µs (2 cycles) < Setup time		
3.25 µs (13 cycles) < Hold time	0.5 μs (2 cycles) < Hold time		

Note: Absolute time at ϕ = 4 MHz. The value in parentheses denotes the number of ϕ cycles.



M37274EFSP



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

(10) Address Data Communication

There are two address data communication formats, namely, 7-bit addressing format and 10-bit addressing format. The respective address communication formats is described below.

1 7-bit addressing format

To meet the 7-bit addressing format, set the 10BIT SAD bit of the I²C control register (address 00F916) to "0." The first 7-bit address data transmitted from the master is compared with the high-order 7-bit slave address stored in the I²C address register (address 00F716). At the time of this comparison, address comparison of the RBW bit of the I²C address register (address 00F716) is not made. For the data transmission format when the 7-bit addressing format is selected, refer to Figure 61, (1) and (2).

2 10-bit addressing format

To meet the 10-bit addressing format, set the 10BIT SAD bit of the I^2C control register (address 00F916) to "1." An address comparison is made between the first-byte address data transmitted from the master and the 7-bit slave address stored in the I^2C address register (address 00F716). At the time of this comparison, an address comparison between the RBW bit of the I^2C address register (address 00F716) and the $R\overline{/W}$ bit which is the last bit of the address data transmitted from the master is made. In the 10-bit addressing mode, the $R\overline{/W}$ bit which is the last bit of the address data not only specifies the direction of communication for control data but also is processed as an address data bit.

When the first-byte address data matches the slave address, the AAS bit of the I²C status register (address 00F816) is set to "1." After the second-byte address data is stored into the I²C data shift register (address 00F616), make an address comparison between the second-byte data and the slave address by software. When the address data of the 2nd bytes matches the slave address, set the RBW bit of the I²C address register (address 00F716) to "1" by software. This processing can match the 7-bit slave address and R/\overline{W} data, which are received after a RESTART condition is detected, with the value of the I²C address register (address 00F716). For the data transmission format when the 10-bit addressing format is selected, refer to Figure 61, (3) and (4).

(11) Example of Master Transmission

An example of master transmission in the standard clock mode, at the SCL frequency of 100 kHz and in the ACK return mode is shown below.

- ① Set a slave address in the high-order 7 bits of the I²C address register (address 00F716) and "0" in the RBW bit.
- ② Set the ACK return mode and SCL = 100 kHz by setting "8516" in the I^2 C clock control register (address 00FA16).
- Set "1016" in the I²C status register (address 00F816) and hold the SCL at the HIGH.
- Set a communication enable status by setting "4816" in the I²C control register (address 00F916).
- Set the address data of the destination of transmission in the high-order 7 bits of the I²C data shift register (address 00F616) and set "0" in the least significant bit.
- Set "F016" in the I²C status register (address 00F816) to generate a START condition. At this time, an SCL for 1 byte and an ACK clock automatically occurs.

- Set transmit data in the I²C data shift register (address 00F616).
 At this time, an SCL and an ACK clock automatically occurs.
- $\ \, \mbox{\ensuremath{\mathfrak{B}}}$ When transmitting control data of more than 1 byte, repeat step $\ \, \mbox{\ensuremath{\mathfrak{D}}}$
- Set "D016" in the I²C status register (address 00F816). After this, if ACK is not returned or transmission ends, a STOP condition will be generated.

(12) Example of Slave Reception

An example of slave reception in the high-speed clock mode, at the SCL frequency of 400 kHz, in the ACK non-return mode, using the addressing format, is shown below.

- ① Set a slave address in the high-order 7 bits of the I²C address register (address 00F716) and "0" in the RBW bit.
- ② Set the no ACK clock mode and SCL = 400 kHz by setting "2516" in the I²C clock control register (address 00FA16).
- ③ Set "1016" in the I²C status register (address 00F816) and hold the SCL at the HIGH.
- Set a communication enable status by setting "4816" in the I²C control register (address 00F916).
- When a START condition is received, an address comparison is made.
- When all transmitted addresses are "0" (general call): AD0 of the I²C status register (address 00F816) is set to "1" and an interrupt request signal occurs.
 - •When the transmitted addresses match the address set in ①:

 AAS of the I²C status register (address 00F816) is set to "1" and an interrupt request signal occurs.
 - •In the cases other than the above :

 AD0 and AAS of the I²C status register (address 00F816) are
 set to "0" and no interrupt request signal occurs.
- ② Set dummy data in the I²C data shift register (address 00F616).
- ® When receiving control data of more than 1 byte, repeat step ⑦.
- $\ensuremath{\mathfrak{D}}$ When a STOP condition is detected, the communication ends.







S	Slave address	R/W	Α	Data	Α	Data	A/J	A P							
(1) A	7 bits master-transmitte	"0" er trans		1 to 8 bits data to a sl		1 to 8 beceiver	oits								
S	Slave address	R/W	Α	Data	Α	Data	Ā	Р							
(2) A	7 bits master-receiver ı	"1" receive		1 to 8 bits from a sla		1 to 8 b			•						
S	Slave address 1st 7 bits	R/W	Α	Slave ad 2nd byte		А	Data	. A	Data	А	/Ā P				
(3) A	7 bits master-transmitte	"0" er trans	mits c	8 bit			to 8 b with a		1 to 8 b	oits		_			
S	Slave address 1st 7 bits	R/W	Α	Slave ad 2nd byte		А	- Sr	Slave ad 1st 7 bits		R/W	Data	А	Data	Ā	Р
(4) A	7 bits master-receiver ı	"0" receive	s data	8 bit from a sla		nsmitte	r with a	7 bit a 10-bit a	-	"1"	1 to 8 bit	S	1 to 8 bits		
	START condition		Р:	STOP cor	ndition			From ma	aster to	slave					

Fig. 61. Address Data Communication Format

M37274EFSP



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

OSD FUNCTIONS

Table 10 outlines the OSD functions of the M37274EFSP. The M37274EFSP incorporates an OSD circuit of 40 characters X 16 lines. OSD is controlled by the OSD control register. There are 3 display modes and they are selected by a block unit. The display modes are selected by block control register i (i = 1 to 16). The features of each mode are described below.

Note : Note that MASK version has 36 characters X 12 lines when programming.

Table 10. Features of Each Display Mode

			Display Mode					
Parar	neter	CC Mode	OSD Mode	EXOSD Mode				
		(Closed caption mode)	(On-screen display mode)	(Extra on-screen display mode)				
Number of display characters		40 characters X 16 lines						
Character disp	olay area	16 X 26 dots	16 X 20 dots	16 X 26 dots				
		,	character dot structure : 20 X 16 dots)					
Kinds of chara		` ` `	n be combined with 16 kinds of extra	· · · · · · · · · · · · · · · · · · ·				
Kinds of chara	acter sizes	2 kinds	14 kinds	6 kinds				
	Pre-divide ratio (Note)	X 1, X 2	X 1, X 2, X 3	X 1, X 2, X 3				
	Dot size	1Tc × 1/2H 1Tc × 1/2H, 1Tc × 1H, 1.5Tc × 1.5Tc × 1H, 2Tc × 2H, 3Tc × 3		1Tc X 1/2H, 1Tc X 1H				
Attribute		Smooth italic, under line, flash	Border	Border, extra font (16 kinds)				
Character font coloring		1 screen : 7 kinds, Max. 7 kinds (a character unit)	1 screen: 7 kinds, Max. 7 kinds (a character unit)	1 screen : 5 kinds, Max. 5 kinds (a character unit)				
Raster colorin	g	Possible (a screen unit, 1 screen : 7 kinds, max. 7 kinds)	Possible (a screen unit, 1 screen : 7 kinds, max. 7 kinds)	Possible (a screen unit, 1 screen : 7 kinds, max. 7 kinds)				
Character bac coloring	kground	Possible (a character unit, 1 screen : 7 kinds, max. 7 kinds)	Possible (a character unit, 1 screen : 7 kinds, max. 7 kinds)	Possible (a character unit, 1 screen : 7 kinds, max. 5 kinds)				
Border colorin	ıg		Possible (a screen unit, 1 screen : 7 kinds, max. 7 kinds)	Possible (a screen unit, 1 screen 7 kinds, max. 7 kinds)				
Extra font coloring				Possible (a screen unit, 1 screen : 7 kinds, max. 7 kinds)				
OSD output		R, G, B, OUT1, OUT2	R, G, B, OUT1, OUT2	R, G, B, OUT1, OUT2				
Function		Auto solid space function	Dual layer OSD function (layer 2)					
		Window function						
		Dual layer OSD function (layer 1)						
Display expansion (multiline display)		Possible	Possible	Possible				

Notes 1: The divide ratio of the frequency divider (the pre-divide circuit) is referred as "pre-divide ratio" hereafter.



^{2:} The character size is specified with dot size and pre-divide ratio (refer to (3) Dote size).



The OSD circuit has an extended display mode. This mode allows multiple lines (16 lines or more) to be displayed on the screen by interrupting the display each time one line is displayed and rewriting data in the block for which display is terminated by software. Figure 62 shows the configuration of OSD character. Figure 63 shows the block diagram of the OSD circuit. Figure 64 shows the structure of the OSD control register. Figure 65 shows the structure of the block control register i.




Fig. 62. Configuration of OSD Character Display Area








Fig. 63. Block Diagram of OSD Circuit








Fig. 64. OSD Control Register




Fig. 65. Block Control Registers





(1) Dual Layer OSD

M37274MA-XXXSP has 2 layers; layer 1 and layer 2. These layers display the OSD for controlling TV and the closed caption display at the same time and overlayed on each other.

Each block can be assigned to either layer by bits 6 and 5 of the block control register (refer to Figure 65). For example, only when both bits 5 and 6 are "1," the block is assigned to layer 2. Other bit combinations assign the block to layer 1.

When a block of layer 1 is overlapped with that of layer 2, a screen is combined (refer to Figure 67) by bits 7 and 6 of the OSD control register (refer to Figure 64).

Note: When using the dual layer OSD, note Table 11.




Fig. 66. Image of Dual Layer OSD

Table 11. Conditions of Dual Layer

Block	Block in Layer 1	Block in	Layer 2	
Display mode	CC mode	OSD	mode	
OSD Clock source	Data slicer clock or OSC1 or main clock	Same as layer 1		
Pre-divide ratio	X 1 or X 2 (all blocks)	Same as layer 1 (Note)		
		Pre-divide ratio = 1	Pre-divide ratio = 2	
Dot size	1Tc X 1/2H	1Tc X 1/2H	1Tc X 1/2H, 1.5Tc X 1/2H	
		1Tc X 1H 1Tc X 1H, 1.5Tc X		
Horizontal display start position	Arbitrary	Same position as layer 1		

Note: For the pre-divide ratio of the layer 2, select the same as the layer 1's ratio by bit 6 of the clock control register.




Fig. 67. Display Example of Dual Layer OSD





(2) Display Position

The display positions of characters are specified by a block. There are 16 blocks, blocks 1 to 16. Up to 40 characters can be displayed in each block (refer to (6) Memory for OSD).

The display position of each block can be set in both horizontal and vertical directions by software.

The display position in the horizontal direction can be selected for all blocks in common from 256-step display positions in units of 4 Tosc (Tosc = OSD oscillation cycle).

The display position in the vertical direction for each block can be selected from 1024-step display positions in units of 1 TH (TH = HSYNC cycle).

Blocks are displayed in conformance with the following rules:

- ① When the display position is overlapped with another block (Figure 68, (b)), a lower block number (1 to 16) is displayed on the front.
- ②When another block display position appears while one block is displayed (Figure 68 (c)), the block with a larger set value as the vertical display start position is displayed. However, do not display block with the dot size of 2Tc × 2H or 3Tc × 3H during display period (*) of another block.
- In the case of OSD mode block: 20 dots in vertical from the vertical display start position.
- * In the case of CC or EXOSD mode block: 26 dots in vertical from the vertical display start position.




Fig. 68. Display Position





The display position in the vertical direction is determined by counting the horizontal sync signal (HSYNC). At this time, when VSYNC and HSYNC are positive polarity (negative polarity), it starts to count the rising edge (falling edge) of HSYNC signal from after fixed cycle of rising edge (falling edge) of VSYNC signal. So interval from rising edge (falling edge) of VSYNC signal to rising edge (falling edge) of HSYNC signal needs enough time (2 machine cycles or more) for avoiding jitter. The polarity of HSYNC and VSYNC signals can select with the I/O polarity control register (address 021716).





Fig. 69. Supplement Explanation for Display Position







The vertical position for each block can be set in 1024 steps (where each step is 1TH (TH: HSYNC cycle)) as values "0016" to "FF16" in vertical position register 1i (i = 1 to 12) (addresses 022016 to 022B16)

and values "0016" to "0316" in vertical position register 2i (i = 1 to 12) (addresses 023016 to 023B16). The structure of the vertical position registers is shown in Figure 70 and 71.




Fig. 70. Vertical Position Register 1

Vertical Position Register 2i b7 b6 b5b4 b3 b2b1 b0 Vertical position register 2i (VP2i) (i = 1 to 16) [Addresses 023016 to 023F16] Name **Functions** After reset RİW Vertical display start positions R:W Control bits of vertical Indeterminate display start positions (high-order 2 bits) (VP1i0, VP1i1) TH X (See note 1) (setting value of low-order 2 bits of VP2i × 16² + setting value of low-order 4 bits of VP1i X 161 + setting value of low-order 4 bits of VP1i X 160) 2 Indeterminate R Nothing is assigned. These bits are write disable bits. to When these bits are read out, the values are indeterminate. 7 Notes 1: Set values except "0016" "0116" to VP1i when VP2i is "0016." 2: Th is cycle of HSYNC.

Fig. 71. Vertical Position Register 2





The horizontal position is common to all blocks, and can be set in 256 steps (where 1 step is 4Tosc, Tosc being the oscillating cycle for display) as values "0016" to "FF16" in bits 0 to 7 of the horizontal position register (address 00CF16). The structure of the horizontal position register is shown in Figure 72.




Fig. 72. Horizontal Position Register





- Notes 1: 1Tc (Tc: OSD clock cycle divided by prescaler) gap occurs between the horizontal display start position set by the horizontal position register and the most left dot of the 1st block. Accordingly, when 2 blocks have different predivide ratios, their horizontal display start position will not match.
 - Ordinaly, this gap is 1Tc regardless of character sizes, however, the gap is 1.5Tc only when the character size is 1.5Tc
- 2 : The horizontal start position is based on the OSD clock source cycle selected for each block. Accordingly, when 2 blocks have different OSD clock source cycles, their horizontal display start position will not match.




Fig. 73. Notes on Horizontal Display Start Position





(3) Dot Size

The dot size can be selected by a block unit. The dot size in vertical direction is determined by dividing HSYNC in the vertical dot size control circuit. The dot size in horizontal is determined by dividing the following clock in the horizontal dot size control circuit: the clock gained by dividing the OSD clock source (data slicer clock, OSC1, main clock) in the pre-divide circuit. The clock cycle divided in the pre-divide circuit is defined as 1Tc.

The dot size of the layer 1 is specified by bits 6 to 3 of the block control register.

The dot size of the layer 2 is specified by the following bits: bits 3 and 4 of the block control register, bit 6 of the clock source control register. Refer to Figure 65 (the structure of the block control regis-

ter), refer to Figure 76 (the structure of the clock source control register).

The block diagram of dot size control circuit is shown in Figure 75.

Notes 1 : The pre-divide ratio = 3 cannot be used in the CC mode.

- 2: The pre-divide ratio of the OSD mode block on the layer 2 must be same as that of the CC mode block on the layer 1 by bit 6 of the clock source control register.
- 3: In the bi-scan mode, the dot size in the vertical direction is 2 times as compared with the normal mode. Refer to "(13) Scan Mode" about the scan mode.




Fig. 74. Block Diagram of Dot Size Control Circuit




Fig. 75. Definition of Dot Sizes





SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

(4) Clock for OSD

As a clock for display to be used for OSD, it is possible to select one of the following 4 types.

- Main clock (8 MHz)
- Data slicer clock output from the data slicer (approximately 26 MHz)
- Clock from the LC oscillator supplied from the pins OSC1 and OSC2
- Clock from the ceramic resonator or the quartz-crystal oscillator from the pins OSC1 and OSC2

This OSD clock for each block can be selected by the following bits: bit 7 of the port P3 direction register, bits 5 and 4 of the clock source control register (addresses 021616). A variety of character sizes can be obtained by combining dot sizes with OSD clocks. When not using the pins OSC1 and OSC2 for the OSD clock I/O pins, the pins can be used as sub-clock I/O pins or port P6.

Table 12. Setting for P63/OSC1/XcIN, P64/OSC2/Xcout

Functi	ion		Clock Pin	Sub-clock I/O Pin	Input Port
b7 of port P3 direction	(1	0	1	
register	,		Ů		
Clock source	b5	1	1	0	0
control register	b4	0	1	0	1




Fig. 76. Block Diagram of OSD Selection Circuit



Clock Source Control Register b7 b6 b5 b4 b3 b2 b1 b0 Clock source control register (CS) [Address 021616] В After reset R W Name **Functions** R¦W 0 CC mode clock 0: Data slicer clock 0 1: OSC1 clock selection bit (CS0) OSD mode clock selection bits (CS1, CS2) 0 R W 0 0: Data slicer clock 1: OSC1 clock 0: Main clock (See note 1) 1 1: Do not set EXOSD mode clock R¦W 3 0: Data slicer clock O 1: OSC1 clock selection bit (CS3) 4, 5 RW 0 OSD oscillating mode 0 0: 32 kHz oscillating mode selection bits (CS4, CS5) 1: Input ports P63, P64 (See note 2) 1 0: LC oscillating mode 1: Ceramic • quartz-crystal oscillating mode 6 Pre-divide ratio of layer 2 0 R W 0: X 1 selection bit (CS6) 1: X 2 0 R¦W Test bit (See note 3) Notes 1: When setting "102," main clock is set as a clock in the CC mode and EXOSD mode regardless of bits 0, 3. 2: When selecting input ports P63 and P64, set bit 7 at address 00C7₁₆ to "0." 3: Be sure to set bit 7 to "0" for program of the mask and the EPROM versions. For the emulator MCU version (M37274ERSS), be sure to set bit 7 to "1" when using the data slicer clock for software debugging.

Fig. 77. Clock Control Register



(5) Field Determination Display

To display the block with vertical dot size of 1/2H, whether an even field or an odd field is determined through differences in a synchronizing signal waveform of interlacing system. The dot line 0 or 1 (refer to Figure 79) corresponding to the field is displayed alternately. In the following, the field determination standard for the case where both the horizontal sync signal and the vertical sync signal are negative-polarity inputs will be explained. A field determination is determined by detecting the time from a falling edge of the horizontal sync signal until a falling edge of the VSYNC control signal (refer to Figure 69) in the microcomputer and then comparing this time with the time of the previous field. When the time is longer than the comparing time, it is regarded as even field. When the time is shorter, it is regarded as odd field

The contents of this field can be read out by the field determination flag (bit 7 of the I/O polarity control register at address 021716). A dot line is specified by bit 6 of the I/O polarity control register (refer to Figure 79).

However, the field determination flag read out from the CPU is fixed to "0" at even field or "1" at odd field, regardless of bit 6.






Fig. 78. I/O Polarity Control Register








When using the field determination flag, be sure to set bit 0 of the PWM mode register 1 (address 020A 16) to "0."





When the display dot line selection bit is "0," the " " " font is displayed at even field, the " " " font is displayed at odd field. Bit 7 of the I/O polarity control register can be read as the field determination flag: "1" is read at odd field, "0" is read at even field.

OSD ROM font configuration diagram

Note : The field determination flag changes at a rising edge of the V sync control signal (negative-polarity input) in the microcomputer.

Fig. 79. Relation between Field Determination Flag and Display Font





SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

(6) Memory for OSD

There are 2 types of memory for OSD: ROM for OSD (addresses 1080016 to 155FF16, 1800016 to 1E41F16) used to store character dot data (masked) and RAM for OSD (addresses 080016 to 0DF316) used to specify the characters and colors to be displayed. The following describes each type of memory.

① ROM for OSD (addresses 1080016 to 155FF16, 1800016 to 1E43F16)

The ROM for OSD contains dot pattern data for characters to be displayed. To actually display the character code and the extra code

stored in this ROM, it is necessary to specify them by writing the character code inherent to each character (code determined based on the addresses in the ROM for OSD) into the RAM for OSD.

The OSD ROM of the character font has a capacity of 11072 bytes. Since 40 bytes are required for 1 character data, the ROM can stores up to 256 kinds of characters. The OSD ROM of the extra font has a capacity of 832 bytes. Since 52 bytes are required for 1 character data, the ROM can stores up to 16 kinds of characters.

Data of the character font and extra font is specified shown in Figure 80.

OSD ROM address of character font data

OSD ROM address bit	AD16	AD15	AD14	AD13	AD12	AD11	AD10	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0
Line number/character code/font bit	1	0		Lir	ne num	ber		0			Ch	aracte	r code				Font bit

Line number = "0216" to "1516" Character code = "0016" to "FFF16" Font bit = 0 : left font 1 : right font

OSD ROM address of extra font data

OSD ROM address bit	AD16	AD15	AD14	AD13	AD12	AD11	AD10	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0
Line number/extra code /font bit	1	1		Lir	ne num	ber		0	0	0	0	0	E	xtra co	de		Font bit

Line number = "0016" to "1916" Extra code = "0016" to "0F16" Font bit = 0 : left font 1 : right font




Fig. 80. OSD Character Data Storing Form





SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

2 RAM for OSD (addresses 080016 to 0FF716)

The RAM for OSD is allocated at addresses 080016 to 0FF716, and is divided into a display character code specification part, color code 1 specification part, and color code 2 specification part for each block. Table 13 shows the contents of the RAM for OSD.

For example, to display 1 character position (the left edge) in block 1, write the character code in address 080016, write color code 1 at 084016, and write color code 2 at 082816.

The structure of the RAM for OSD is shown in Figure 82.

Note: For the OSD mode block with dot size of 1.5Tc X 1/2H and 1.5Tc X 1H, the 3nth (n = 1 to 13) character is skipped as compared with ordinary block*. Accordingly, maximum 27 characters (the right 1/3 part of the 27th's character area is not displayed) are only displayed in 1 block. The RAM data for the 3nth character does not effect the display. Any character data can be stored here (refer to Figure 81).

Mask version has maximum 24 characters in 1 block when programming.

* Blocks with dot size of 1Tc X 1/2H and 1Tc X 1H, or blocks on the layer 1

Table 13. Contents of OSD RAM

Block	Display Position (from left)	Character Code Specification	Color Code 1 Specification	Color Code 2 Specification
	1st character	080016	084016	082816
	2nd character	080116	084116	082916
	:	:	:	:
Block 1	24th character	081716	085716	083F16
	25th character	081816	085816	086816
	:	:	:	:
	39th character	082616	086616	087616
	40th character	082716	086716	087716
	1st character	088016	08C016	08A816
	2nd character	088116	08C116	08A916
	:	:	:	:
Block 2	24th character	089716	08D716	08BF16
DIOOR 2	25th character	0E9816	08D816	08E816
	:	:	:	:
	39th character	08A616	08E616	08F616
	40th character	08A716	08E716	08F716
	1st character	090016	094016	092816
	2nd character	090116	094116	092916
	:	:	:	:
Block 3	24th character	091716	095716	093F16
	25th character	091816	095816	096816
	:	:	:	:
	39th character	092616	096616	097616
	40th character	092716	096716	097716
	1st character	098016	09C016	09A816
	2nd character	098116	09C116	09A916
	:	i :	:	:
Block 4	24th character	099716	09D716	09BF16
DIOOK 4	25th character	099816	08D816	09E816
	:	:	:	:
	39th character	09A616	09E616	09F616
	40th character	09A716	09E716	09F716
	1st character	0A0016	0A4016	0A2816
	2nd character	0A0116	0A4116	0A2916
	:	i :	:	:
Block 5	24th character	0A1716	0A5716	0A3F16
DIOOK 0	25th character	0A1816	0A5816	0A6816
	:	:	:	:
	39th character	0A2616	0A6616	0A7616
	40th character	0A2716	0A6716	0A7716





Table 13. Contents of OSD RAM (continued)

Block	Display Position (from left)	Character Code Specification	Color Code 1 Specification	Color Code 2 Specification
	1st character	0A8016	0AC016	0AA816
	2nd character	0A8116	0AC116	0AA916
	: 24th character	: 0A97 ₁₆	: 0AD716	: 0ABF16
Block 6	25th character	0A9816	0AD816	0AE816
	:	:	:	:
	39th character	0AA616	0AE616	0AF616
	40th character	0AA716	0AE716	0AF716
	1st character	0B0016	0B4016	0B2816
	2nd character	0B0116	0B4116	0B2916
	:	:	:	:
Block 7	24th character	0B1716	0B5716	0B3F16
	25th character	0B1816	0B5816	0B6816
	: 39th character	: 0B2616	0 B66 16	: 0B7616
	40th character	0B2616 0B2716	0B6716	0B7616 0B7716
	1st character	0B2716 0B8016	0BC016	0B/716 0BA816
	2nd character	0B8116	0BC116	0BA916
	:	:	:	:
Block 8	24th character	0B9716	0BD716	0BBF16
	25th character	0B9816	0BD816	0BE816
	:	:	:	:
	39th character	0BA616	0BE616	0BF616
	40th character	0BA716	0BE716	0BF716
	1st character	0C0016	0C4016	0C2816
	2nd character	0C0116	0C4116	0C2916
	: 24th character	: 0C17 ₁₆	: 0C5716	: 0C3F ₁₆
Block 9	25th character	0C1816	0C5816	0C6816
	:	:	:	:
	39th character	0C2616	0C6616	0C7616
	40th character	0C2716	0C6716	0C7716
	1st character	0C8016	0CC016	0CA816
	2nd character	0C8116	0CC116	0CA916
	:	:	:	:
Block 10	24th character	0C9716	0CD716	0CBF16
	25th character	0C9816	0CD816	0CE816
	39th character	:	: 0CE616	: 0CF616
	40th character	0CA616 0CA716	0CE716	0CF716
	1st character	0D0016	0D4016	0D2816
	2nd character	0D0016	0D4116	0D2916
	:	:	:	:
Diagle 44	24th character	0D1716	0D5716	0D3F16
Block 11	25th character	0D1816	0D5816	0D6816
	:	:	:	:
	39th character	0D2616	0D6616	0D7616
	40th character	0D2716	0D6716	0D7716
	1st character	0D8016	0DC016	0DA816
	2nd character	0D8116	0DC116	0DA916
	: 24th character	: 0D9716	: 0DD716	: 0DBF16
Block 12	25th character	0D9816	0DD816	0DE816
	:	:	:	:
	39th character	0DA616	0DE616	0DF616
	40th character	0DA716	0DE716	0DF716







Table 13. Contents of OSD RAM (continued)

Block	Display Position (from left)	Character Code Specification	Color Code 1 Specification	Color Code 2 Specification
	1st character	0E0016	0E4016	0E2816
	2nd character	0E0116	0E4116	0E2916
	<u></u> :	:_	_ <u>:</u> _	<u>:</u>
Block 13	24th character	0E1716	0E5716	0E3F16
2.001.10	25th character	0E1816	0E5816	0E6816
	:	:	:	:
	39th character	0E2616	0E6616	0E7616
	40th character	0E2716	0E6716	0E7716
	1st character	0E8016	0EC016	0EA816
	2nd character	0E8116	0EC116	0EA916
	:	_:	_ ;	:
Block 14	24th character	0E9716	0ED716	0EBF16
	25th character	0E9816	0ED816	0EE816
	:	:	:	:
	39th character	0FA616	0EE616	0EE616
	40th character	0FA716	0EE716	0EF716
	1st character	0F0016	0F4016	0F2816
	2nd character	0F0116	0F4116	0F2916
	:	_ :_	:	:
Block 15	24th character	0F1716	0F5716	0F3F16
	25th character	0F1816	0F5816	0F6816
	:	:	:	:
	39th character	0F2616	0F6616	0F7616
	40th character	0F2716	0F6716	0F7716
	1st character	0F8016	0FC016	0FA816
	2nd character	0F8116	0FC116	0FA916
	:	<u>:</u>	: - -	:
Block 16	24th character	0F9716	0FD716	0FBF16
	25th character	0F9816	0FD816	0FE816
	:	:	:	:
	39th character	0FA616	0FE616	0FF616
	40th character	0FA716	0FE716	0FF716









Fig. 81. RAM Data for 3nth Character

Note: Do not read from and write to addresses shown in Table 14.

Table 14. List of Access Disable Addresses

087816	087916	087A16
08F816	08F916	08FA16
097816	097916	097A16
09F816	09F916	09FA16
0A7816	0A7916	0A7A16
0AF816	0AF916	0AFA16
0B7816	0B7916	0B7A16
0BF816	0BF916	0BFA16
0C7816	0C7916	0C7A16
0CF816	0CF916	0CFA16
0D7816	0D7916	0D7A16
0DF816	0DF916	0DFA16
0E7816	0E7916	0E7A16
0EF816	0EF916	0EFA16
0F7816	0F7916	0F7A16
0FF816	0FF916	0FFA16





	CC r	node	OSD	mode	EXOSD	mode
Bit	Bit name	Function	Bit name	Function	Bit name	Function
RF0 RF1 RF2 RF3 RF4 RF5 RF6 RF7	Character code (Low-order 8 bits)	Specification of character code in OSD ROM	Character code (Low-order 8 bits)	Specification of character code in OSD ROM	Character code (Low-order 8 bits)	Specification of character code in OSD ROM
RC10	0		0		0	
RC11	Control of	0: Color signal output OFF	Control of	0: Color signal output OFF	Character color code 0	Specification of
	character color R	1: Color signal output ON	character color R	1: Color signal output ON	(CC0)	character color
RC12	Control of		Control of		Character color code 1	
	character color G		character color G		(CC1)	
RC13	Control of		Control of		Character color code 2	
	character color B		character color B		(CC2)	
RC14	OUT1 control	0: Character output	OUT1 control	0: Character output	OUT1 control	0: Character output
		1: Background output		1: Background output		1: Background output
RC15	Flash control	0: Flash OFF			Extra code 0	Specification of
		1: Flash ON			(EX0)	extra code in OSD
RC16	Underline control	0: Underline OFF	Not used		Extra code 1	ROM
		1: Underline ON	Not used		(EX1)	
RC17	Italic control	0: Italic OFF			Extra code 2	
		1: Italic ON			(EX2)	
RC20	Control of background	0: Color signal output OFF	Control of background	0: Color signal output OFF	Background color code 0	Specification of
	color R	1: Color signal output ON	color R	1: Color signal output ON	(BCC0)	background color
RC21	Control of background		Control of background		Background color code 1	
	color G		color G		(BCC1)	
RC22	Control of background		Control of background		Background color code 2	
	color B		color B		(BCC2)	
RC23					Extra code 3	Specification of
	Not used		Not used		(EX3)	extra code in OSD
						ROM

Notes 1: Read value of bits 4 to 7 of the color code 2 is undefined.

2: For "not used" bits, the write value is read.

3: Set "0" to RC10.

Fig. 82. Structure of OSD RAM





(7) Character color

The color for each character is displayed by the color code 1. The kinds and specification method of character color are different depending on each mode.

perialing on each mode	' '
• CC mode	.7 kinds
	Specified by bits 1 (R), 2 (G), and 3 (B) of color code 1
• OSD mode	.7 kinds
	Specified by bits 1 (R), 2 (G) and 3 (B)of color code 1
● EXOSD mode	. 5 kinds
	Specified by bits 1 (CC0), 2 (CC1), and
	3 (CC2) of color code 1

The correspondence Table of color code 1 and color signal output in the EXOSD mode is shown in Table 15.

(8) Character background color

The character background color can be displayed in the character display area. The character background color for each character is specified by color code 2. The kinds and specification method of character background color are different depending on each mode.

• CC mode	. 7 kinds
	Specified by bits 0 (R), 1 (G), and 2 (B) of
	color code 2
• OSD mode	. 7 kinds
	Specified by bits 0 (R), 1 (G), and 2 (B) of
	color code 2
● EXOSD mode	. 5 kinds
	Specified by bits 0 (BCC0), 1 (BCC1), and

The correspondence table of the color code 2 and color signal output in the EXOSD mode is shown in Table 16.

2 (BCC2) of color code 2

Note: The character background color is displayed in the following

(character display area)–(character font)–(border)–(extra font). Accordingly, the character background color does not mix with these color signal.

Table 15. Correspondence Table of Color Code 1 and Color Signal Output in EXOSD Mode

	Color Code	1	Color Signal Output				
Bit 3	Bit 2	Bit 1	R	G	В		
CC2	CC1	CC0					
0	0	0	0	0	0		
0	0	1	1	0	0		
0	1	0	0	1	0		
0	1	1	1	1	0		
1	0	0	1	1	0		
1	0	1	1	1	1		
1	1	0	0	1	1		
1	1	1	1	1	1		

Table 16. Correspondence Table of Color Code 2 and Color Signal Output in EXOSD Mode

C	Color Code	2	Color Signal Output				
Bit 2	Bit 1	Bit 0	R	G	В		
BCC2	BCC1	BCC0					
0	0	0	0	0	0		
0	0	1	1	0	0		
0	1	0	0	1	0		
0	1	1	1	1	0		
1	0	0	1	1	0		
1	0	1	1	1	1		
1	1	0	0	1	1		
1	1	1	1	1	1		





(9) OUT1, OUT2 signals

The OUT1, OUT2 signals are used to control the luminance of the video signal. The output waveform of the OUT1, OUT2 signals is controlled by bit 4 of color code 1 (refer to Figure 82), bits 2 and 7 of

the block control register i (refer to Figure 65). The setting values for controlling OUT1, OUT2 and the corresponding output waveform is shown in Figure 83.




Fig. 83. Setting Value for Controlling OUT1, OUT2 and Corresponding Output Waveform





SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

(10) Attribute

The attributes (flash, underline, italic) are controlled to the character font. The attributes for each character are specified by the color codes 1 and 2 (refer to Figure 71). The attributes to be controlled are different depending on each mode.

CC modeFlash, underline, italic

OSD mode Border (all bordered, shadow bordered can

be selected)

EXOSD mode Border (all bordered, shadow bordered can

be selected), extra font (16 kinds)

①Under line

The underline is output at the 23th and 24th dots in vertical direction only in the CC mode. The underline is controlled by bit 6 of color code 1. The color of underline is the same color as that of the character font.

@Flash

The parts of the character font, the underline, and the character background are flashed only in the CC mode. The color signals (R, G, B, OUT1) of the character font and the underline are controlled by bit 5 of color code 1. All of the color signals for the character font flash. However, the color signal for the character background can be controlled by bit 3 of the OSD control register (refer to Figure 64). The flash cycle bases on the VSYNC count.

· VSYNC cycle 5 48; 800 ms (at flash ON)

· VSYNC cycle 5 16; 267 ms (at flash OFF)

③Italic

The italic is made by slanting the font stored in OSD ROM to the right only in the CC mode. The italic is controlled by bit 7 of color code 1.

The display example of the italic and underline is shown in Figure 85. In this case, "R" is displayed.

- Notes 1: When setting both the italic and the flash, the italic character flashes.
 - 2: When the pre-divide ratio = 1, the italic character with slant of 1 dot 5 5 steps is displayed (refer to Figure 84 (c)). When the pre-divide ratio = 2, the italic character with slant of 1/2 dot 5 10 steps is displayed (refer to Figure 84 (d)).
 - **3:** The boundary of character color is displayed in italic. However, the boundary of character background color is not affected by the italic (refer to Figure 85).
 - 4: The adjacent character (one side or both side) to an italic character is displayed in italic even when the character is not specified to display in italic (refer to Figure 85).
 - 5: When displaying the italic character in the block with the pre-divide ratio = 1, set the OSD clock frequency to 11 MHz to 14 MHz.








Fig. 84. Example of Attribute Display (in CC mode)




Fig. 85. Example of Italic Display





4 Extra font

There are 16 kinds of the extra fonts configured with 16 X 26 dots in OSD ROM. This 16 kinds fonts can be displayed by ORed with the character font by a character unit (refer to Figure 62). In only the EXOSD mode, the extra font is controlled the following: bits 7 to 5 of the color code 1 and bit 3 of the color code 2.

The extra font color for each screen is specified by the extra color register. When the character font overlaps with the extra font, the color of the area becomes the ORed color of both fonts.

- Notes 1: When using the extra font, set bits 7 and 6 of the OSD control register to "0" (refer to Figure 64).
 - 2: Extra fonts are always displayed by ORed with the character font. Accordingly, when displaying only a extra font, set a blank for a character font and OR with it.




Fig. 86. Extra Font Color Register




Fig. 87. Display Example of Only Extra Font





(5) Border

The border is output in the OSD mode and the EXOSD mode. The all bordered (bordering around of character font) and the shadow bordered (bordering right and bottom sides of character font) are selected (refer to Figure 88) by bit 2 of the OSD control register (refer to Figure 64). The border ON/OFF is controlled by bit 2 of the block control register (refer to Figure 65).

The OUT1 signal is used for border output. The border color for each screen is specified by the border color register.

The horizontal size (x) of border is 1Tc (OSD clock cycle divided in the pre-divide circuit) regardless of the character font dot size. However, only when the pre-divide ratio = 2 and character size = 1.5Tc, the horizontal size is 1.5Tc. The vertical size (y) different depending on the screen scan mode and the vertical dot size of character font.

Notes 1: There is no border for the extra font.

- 2: The border dot area is the shaded area as shown in Figure 90. In the EXOSD mode, top and bottom of character font display area is not bordered.
- 3: When the border dot overlaps on the next character font, the character font has priority (refer to Figure 91 A). When the border dot overlaps on the next character back ground, the border has priority (refer to Figure 91 B).
- **4**: The border is not displayed at right side of the most right dot in the display area of the 40th character (the character located at the most right of the block).
 - However, note that MASK version cannot display the border for the right edge dots of the 36th's character area.




Fig. 88. Example of Border Display




Fig. 89. Horizontal and Vertical Size of Border








Fig. 90. Border Area




Fig. 91. Border Priority








Fig. 92. Border Color Register



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

(11) Multiline Display

The M37274EFSP can ordinarily display 16 lines on the CRT screen by displaying 16 blocks at different vertical positions. In addition, it can display up to 16 lines by using OSD interrupts.

An OSD interrupt request occurs at the point at which display of each block has been completed. In other words, when a scanning line reaches the point of the display position (specified by the vertical position registers) of a certain block, the character display of that block starts, and an interrupt occurs at the point at which the scanning line exceeds the block. The mode in which an OSD interrupt occurs is different depending on the setting of the raster color register (refer to Figure 99).

- When bit 7 of the raster color register is "0"
 An OSD interrupt occurs at the end of block display in the OSD and the EXOSD mode.
- When bit 7 of the raster color register is "1"
 An OSD interrupt occurs at the end of block display in the CC mode.

- Notes 1: An OSD interrupt does not occur at the end of display when the block is not displayed. In other words, if a block is set to off display by the display control bit of the block control register (addresses 00D016 to 00DB16), an OSD interrupt request does not occur (refer to Figure 93 (A)).
 - 2: When another block display appeares while one block is displayed, an OSD interrupt request occurs only once at the end of the another block display (refer to Figure 93 (B)).
 - **3:** On the screen setting window, an OSD interrupt occurs even at the end of the CC mode block (off display) out of window (refer to Figure 93 (C)).




Fig. 93. Note on Occurence of OSD Interrupt





(12) Automatic Solid Space Function

This function generates automatically the solid space (OUT1 or OUT2 blank output) of the character area in the CC mode.

The solid space is output in the following area:

- · the character area except character code "0916"
- · the character area on the left and right sides

This function is turned on and off by bit 4 of the OSD control register (refer to Figure 64).

Note: When using this function, set "0916" to the character below:

- · The 1st character
- · The 34th character and the following character.

Table 17. Setting for Automatic Solid Space

Bit 4 of OSD control register	0				1			
Bit 7 of block control register	0		1		0		1	
Bit 4 of color code 1	0	1	0	1	0	1	0	1
OUT1 output signal	Character Character font part display area		Character font part		Solid space		Character font part	
OUT2 output signal	OFF		OFF	Character display area	OFF		Solid space	




Fig. 94. Display Screen Example of Automatic Solid Space





(13) Scan Mode

M37274EFSP has the bi-scan mode for corresponding to HSYNC of double speed frequency. In the bi-scan mode, the vertical start display position and the vertical size is two times as compared with the normal scan mode. The scan mode is selected by bit 1 of the OSD control register (refer to Figure 64).

Table 18. Setting for Scan Mode

Parameter	Scan Mode	Normal Scan	Bi-Scan
Bit 1 of OSD control register		0	1
Vertical display start position		Value of vertical position register X 1H	Value of vertical position register X 2H
Vertical dot size		1Tc X 1/2H	1Tc X 1H
		1Tc X 1H	1Tc X 2H
		2Tc X 2H	2Tc X 4H
		3Tc X 3H	3Tc × 6H

(14) Window Function

This function sets the top and bottom boundary of display limit on a screen. The window function is valid only in the CC mode. The top boundary is set by window H registers 1 and 2. The bottom boundary is set by window L registers 1 and 2. This function is turned on and off by bit 5 of the OSD control register (refer to Figure 64). The window H registers 1 and 2 is shown in Figures 96 and 97, of window L registers 1 and 2 is shown in Figures 98 and 99.

Notes 1: Set values except "0016" and "0116" to the window H register 1 when the window H register 2 is "0016."

2: Set the register value fit for the following condition : (WH1 + WH2) < (WL1 + WL2)




Fig. 95. Example of Window Function








Fig. 96. Window H Register 1




Fig. 97. Window H Register 2





indow L Register b7 b6 b5 b4 b3 b2 b1 b	_) 	/indow L register 1 (\	WL1) [Address 021D16]		
	В	Name	Functions	After reset	RW
	0 to 7	Control bits of window top boundary (WL10 to WL17) (See note 1)	Top boundary position (low-order 8 bits) TH X (setting value of low-order 2 bits of WL2 X 16 ² + setting value of high-order 4 bits of WL1 X 16 ¹ + setting value of low-order 4 bits of WL1 X 16 ⁰)	Indeterminate	R W
	Not		for the following condition: (WH1+WH2 X1	6 ²)<(WL1+V	VL2X
		16 ²) 2: Тн is cycle of I	HSYNC.		
		2: TH is cycle of I 3: WL2: Window			

Fig. 98. Window L Register 1

Window L Register 2 b7 b6 b5 b4 b3 b2 b1 b0 Window L register 2 (WL2) [Address 021F16] В Name **Functions** After reset RİW 0, 1 Control bits of window Top boundary position (high-order 2 bits) Indeterminate R W top boundary TH X (WL20, WL21) (setting value of low-order 2 bits of WL2 × 162 (See note 1) + setting value of high-order 4 bits of WL1 × 161 + setting value of low-order 4 bits of WL1 X 160) Nothing is assigned. These bits are write disable bits. Indeterminate R When these bits are read out, the values are indeterminate. to Notes 1: Set values fit for the following condition: (WH1+WH2 X16²)<(WL1+WL2X 16^{2}) 2: Th is cycle of HSYNC. 3: WL1: Window L register 1

Fig. 99. Window L Register 2





(15) OSD Output Pin Control

The OSD output pins R, G, B, and OUT1 can also function as ports P52, P53, P54 and P55. Set the corresponding bit of the OSD port control register (address 00CB16) to "0" to specify these pins as OSD output pins, or set it to "1" to specify it as a general-purpose port P5 pins. The OUT2 can also function as port P10. Set the corresponding bit of the port P1 direction register (address 00C316) to "1" (output mode). After that, switch between the OSD output function and the port function by the OSD port control register. Set the corresponding bit to "1" to specify the pin as OSD output pin, or set it to "0" to specify as port P1 pin.

The input polarity of the HSYNC, VSYNC and output polarity of signals R, G, B, OUT1 and OUT2 can be specified with the I/O polarity control register (address 021716) . Set a bit to "0" to specify positive polarity; set it to "1" to specify negative polarity (refer to Figure 78). The OSD port control register is shown in Figure 100.




Fig. 100. OSD Port Control Register





(16) Raster Coloring Function

An entire screen (raster) can be colored by setting the bits 6 to 0 of the raster color register. Since each of the R, G, B, OUT1, and OUT2 pins can be switched to raster coloring output, 7 raster colors can be obtained.

If the OUT1 pin has been set to raster coloring output, a raster coloring signal is always output during 1 horizontal scanning period. This setting is necessary for erasing a background TV image.

If the R, G, and B pins have been set to output, a raster coloring signal is output in the part except a no-raster colored character (in Figure 102, a character "1") and the character background output during 1 horizontal scanning period. This ensures that the character color/the character background color is not mixed with the raster color. The structure of the raster color register is shown in Figure 101, the example of raster coloring is shown in Figure 102.

Raster Color Regist	<u>ter</u>				
b7 b6 b5 b4 b3 b2 b1 b0	1	aster color register (RC) [Address 021816]		
	В	Name	Functions	After reset	RW
	0	Raster color R control bit (RC0)	0 : No output 1 : Output	0	RW
	1	Raster color G control bit (RC1)	0 : No output 1 : Output	0	RW
	2	Raster color B control bit (RC2)	0 : No output 1 : Output	0	RW
1-1	3, 4	Fix these bits to "0."		0	R —
	5	Raster color OUT1 control bit (RC5)	0 : No output 1 : Output	0	RW
l	6	Raster color OUT2 control bit (RC6)	0 : No output 1 : Output	0	RW
<u> </u>	7	OSD interrupt source selection bit (RC7)	O: Interrupt occurs at end of OSD or EXOSD block display Interrupt occurs at end of CC mode block display	0	RW

Fig. 101. Raster Color Register








Fig. 102. Example of Raster Coloring



ROM CORRECTION FUNCTION

This can correct program data in ROM. Up to 2 addresses (2 blocks) can be corrected, a program for correction is stored in the ROM correction memory in RAM. The ROM memory for correction is 32 bytes X 2 blocks.

Block 1: addresses 02C016 to 02DF16 Block 2: addresses 02E016 to 02FF16

Set the address of the ROM data to be corrected into the ROM correction address register. When the value of the counter matches the ROM data address in the ROM correction address, the main program branches to the correction program stored in the ROM memory for correction. To return from the correction program to the main program, the op code and operand of the JMP instruction (total of 3 bytes) are necessary at the end of the correction program. When the blocks 1 and 2 are used in series, the above instruction is not needed at the end of the block 1.

The ROM correction function is controlled by the ROM correction enable register.

- Notes 1 : Specify the first address (op code address) of each instruction as the ROM correction address.
 - **2**: Use the JMP instruction (total of 3 bytes) to return from the main program to the correction program.
 - **3**: Do not set the same ROM correction address to blocks 1 and 2.




Fig. 103. ROM Correction Address Registers

ROM Correction Enable Register b7 b6 b5 b4 b3 b2 b1 b0 ROM correction enable register (RCR) [Address 024616] 0 0 В After reset R :W Name **Functions** 0 Block 1 enable bit (RC0) 0: Disabled 0 RW 1: Enabled Block 2 enable bit (RC1) 0: Disabled 0 R:W 1: Enabled Fix these bits to "0." 2, 3 0 RİW Nothing is assigned. These bits are write disable bits. When 4 0 R these bits are read out, the values are "0."

Fig. 104. ROM Correction Enable Register





RESET CIRCUIT

When the oscillation of a quartz-crystal oscillator or a ceramic resonator is stable and the power source voltage is 5 V \pm 10 %, hold the RESET pin at LOW for 2 μ s or more, then return is to HIGH. Then, as shown in Figure 106, reset is released and the program starts form the address formed by using the content of address FFFF16 as the high-order address and the content of the address FFFE16 as the low-order address. The internal state of microcomputer at reset are shown in Figures 5 to 9.

An example of the reset circuit is shown in Figure 105.

The reset input voltage must be kept 0.9 V or less until the power source voltage surpasses $4.5~\rm{V}$.




Fig. 105. Example of Reset Circuit




Fig. 106. Reset Sequence





CLOCK GENERATING CIRCUIT

The M37274EFSP has 2 built-in oscillation circuits. An oscillation circuit can be formed by connecting a resonator between XIN and XOUT (XCIN and XCOUT). Use the circuit constants in accordance with the resonator manufacturer's recommended values. No external resistor is needed between XIN and XOUT since a feed-back resistor exists on-chip. However, an external feed-back resistor is needed between XCIN and XCOUT. When using XCIN-XCOUT as sub-clock, clear bits 5 and 4 of the clock source control register to "0." To supply a clock signal externally, input it to the XIN (XCIN) pin and make the XOUT (XCOUT) pin open. When not using XCIN clock, connect the XCIN to Vss and make the XCOUT pin open.

After reset has completed, the internal clock ϕ is half the frequency of XIN. Immediately after poweron, both the XIN and XCIN clock start oscillating. To set the internal clock ϕ to low-speed operation mode, set bit 7 of the CPU mode register (address 00FB16) to "1."

Oscillation Control (1) Stop mode

The built-in clock generating circuit is shown in Figure 95. When the STP instruction is executed, the internal clock ϕ stops at HIGH. At the same time, timers 3 and 4 are connected by hardware and "FF16" is set in timer 3 and "0716" is set in timer 4. Select f(XIN)/16 or f(XCIN)/16 as the timer 3 count source (set both bit 0 of the timer mode register 2 and bit 6 at address 00C716 to "0" before the execution of the STP instruction). Moreover, set the timer 3 and timer 4 interrupt enable bits to disabled ("0") before execution of the STP instruction. The oscillator restarts when external interrupt is accepted. However, the internal clock ϕ keeps its "H" level until timer 4 overflows, allowing time for oscillation stabilization when a ceramic resonator or a quartz-crystal oscillator is used.

(2) Wait mode

When the WIT instruction is executed, the internal clock ϕ stops in the "H" level but the oscillator continues running. This wait state is released at reset or when an interrupt is accepted (Note). Since the oscillator does not stop, the next instruction can be executed at once.

Note: In the wait mode, the following interrupts are invalid.

- (1) VSYNC interrupt
- (2) OSD interrupt
- (3) Timers 1 and 2 interrupts using TIM2 pin input as count source
- (4) Timer 3 interrupt using TIM3 pin input as count source
- (5) Data slicer interrupt
- (6) Multi-master I²C-BUS interface interrupt
- (7) f(XIN)/4096 interrupt
- (8) All timer interrupts using f(XIN)/2 or f(XCIN)/2 as count source
- (9) All timer interrupts using f(XIN)/4096 or f(XCIN)/4096 as count source
- (10) A-D conversion interrupt

(3) Low-Speed Mode

If the internal clock is generated from the sub-clock (XCIN), a low power consumption operation can be realized by stopping only the main clock XIN. To stop the main clock, set bit 6 (CM6) of the CPU mode register (00FB16) to "1." When the main clock XIN is restarted, the program must allow enough time to for oscillation to stabilize. Note that in low-power-consumption mode the XCIN-XCOUT drivability can be reduced, allowing even lower power consumption. To reduce the XCIN-XCOUT drivability, clear bit 5 (CM5) of the CPU mode register (00FB16) to "0." At reset, this bit is set to "1" and strong drivability is selected to help the oscillation to start. When an STP instruction is executed, set this bit to "1" by software before executing.




Fig. 107. Ceramic Resonator Circuit Example




Fig. 108. External Clock Input Circuit Example






Fig. 109. Clock Generating Circuit Block Diagram






Fig. 110. State Transitions of System Clock





DISPLAY OSCILLATION CIRCUIT

The OSD oscillation circuit has a built-in clock oscillation circuits, so that a clock for OSD can be obtained simply by connecting an LC, a ceramic resonator, or a quartz-crystal oscillator across the pins OSC1 and OSC2. Which of the sub-clock or the OSD oscillation circuit is selected by setting bits 5 and 4 of the clock source control register (address 021616).




Fig. 111. Display Oscillation Circuit

AUTO-CLEAR CIRCUIT

When a power source is supplied, the auto-clear function will operate by connecting the following circuit to the RESET pin.




Fig. 112. Auto-clear Circuit Example

ADDRESSING MODE

The memory access is reinforced with 17 kinds of addressing modes. Refer to SERIES 740 <Software> User's Manual for details.

MACHINE INSTRUCTIONS

There are 71 machine instructions. Refer to SERIES 740 <Soft-ware> User's Manual for details.

PROGRAMMING NOTES

- (1) The divide ratio of the timer is 1/(n+1).
- (2) Even though the BBC and BBS instructions are executed immediately after the interrupt request bits are modified (by the program), those instructions are only valid for the contents before the modification. At least one instruction cycle is needed (such as an NOP) between the modification of the interrupt request bits and the execution of the BBC and BBS instructions.
- (3) After the ADC and SBC instructions are executed (in the decimal mode), one instruction cycle (such as an NOP) is needed before the SEC, CLC, or CLD instruction is executed.
- (4) An NOP instruction is needed immediately after the execution of a PLP instruction.
- (5) In order to avoid noise and latch-up, connect a bypass capacitor (\approx 0.1 μ F) directly between the Vcc pin–Vss pin, AVcc pin–Vss pin, and the Vcc pin–CNVss pin, using a thick wire.





PROM Programming Method

The built-in PROM of the One Time PROM version (blank) and the built-in EPROM version can be read or programmed with a general-purpose PROM programmer using a special programming adapter.

Product	Name of Programming Adapter
M37274EFSP	PCA7400

The PROM of the One Time PROM version (blank) is not tested or screened in the assembly process nor any following processes. To ensure proper operation after programming, the procedure shown in Figure 97 is recommended to verify programming.




Fig. 113. Programming and testing of One Time PROM version





ABSOLUTE MAXIMUM RATINGS

Symbol		Parameter	Conditions	Ratings	Unit
Vcc, AVcc	Power source volta	age Vcc, AVcc	All voltages are based	-0.3 to 6	V
Vı	Input voltage	CNVss	on Vss. Output transistors are	-0.3 to 6	V
VI	Input voltage	P00-P07, P10-P17, P20-P27, P30, P31, P40-P46, P64, P63, P70-P72, XIN, HSYNC, VSYNC, RESET	cut off.	-0.3 to Vcc + 0.3	V
Vo	Output voltage	P03, P10-P17, P20-P27, P30, P31, P52-P55, SOUT, SCLK, XOUT, OSC2		-0.3 to Vcc + 0.3	V
Vo	Output voltage	P00-P02, P04-P07		-0.3 to 13	V
Іон	Circuit current	P52–P55, P10, P03, P15–P17, P20–P27, P30, P31		0 to 1 (Note 1)	mA
IOL1	Circuit current	P52-P55, P10, , P03, P15-P17, P20-P27, SOUT, SCLK		0 to 2 (Note 2)	mA
IOL2	Circuit current	P11–P14		0 to 6 (Note 2)	mA
IOL3	Circuit current	P00-P02, P04-P07		0 to 1 (Note 2)	mA
IOL4	Circuit current	P30, P31		0 to 10 (Note 3)	mA
Pd	Power dissipation		Ta = 25 °C	550	mW
Topr	Operating tempera	ature		-10 to 70	°C
Tstg	Storage temperatu	ıre		-40 to 125	°C

RECOMMENDED OPERATING CONDITIONS (Ta = -10 °C to 70 °C, Vcc = 5 V ± 10 %, unless otherwise noted)

Symbol	Parameter				Limits			
Symbol		Min.	Тур.	Max.	Unit			
Vcc, AVcc	Power source voltage (Note 4), D	4.5	5.0	5.5	V			
Vcc, AVcc	RAM hold voltage (when clock is	2.0		5.5	V			
Vss	Power source voltage			0	0	0	V	
VIH1	HIGH input voltage	,	P17, P20–P27, P30, P31, P70–P72, HSYNC, VSYNC, 63	0.8Vcc		Vcc	V	
VIH2	HIGH input voltage	SCL1, SCL2, S	DA1, SDA2	0.7Vcc		Vcc	V	
VIL1	LOW input voltage	P00-P07, P10- P40-P46, P63,	0		0.4 Vcc	V		
VIL2	LOW input voltage	SCL1, SCL2, SD/	A1, SDA2	0		0.3 Vcc	V	
VIL3	LOW input voltage (Note 6)	RESET, XIN, C	0		0.2 Vcc	V		
Юн	HIGH average output current (No			1	mA			
lOL1	LOW average output current (Note 2) P52–P55, P10, P03, P15–P17, P20–P27, SOUT, SCLK					2	mA	
IOL2	LOW average output current (Note 2) P11–P14					6	mA	
IOL3	LOW average output current (Note 2) P00–P02, P04–P07					1	mA	
IOL4	LOW average output current (Note 3) P30, P31					10	mA	
f(XIN)	Oscillation frequency (for CPU op	eration) (Note 5)	XIN	7.9	8.0	8.1	MHz	
f(XCIN)	Oscillation frequency (for sub-close	ck operation)	XCIN	29	32	35	kHz	
fosc	Oscillation frequency (for OSD)	OSC1	LC oscillating mode	11.0		27.0		
	,		Ceramic oscillating mode	26.5	27.0	27.5	MHz	
fhs1	Input frequency	TIM2, TIM3, IN	TIM2, TIM3, INT1, INT2, INT3			100	kHz	
fhs2	Input frequency	Sclk	, ,			1	MHz	
fhs3	Input frequency	SCL1, SCL2				400	kHz	
fhs4	Input frequency	Horizontal syn	c. signal of video signal	15.262	15.734	16.206	kHz	
VI	Input amplitude video signal	CVIN		1.5	2.0	2.5	V	







ELECTRIC CHARACTERISTICS (Vcc = 5 V ± 10 %, Vss = 0 V, f(XIN) = 8 MHz, Ta = -10 °C to 70 °C, unless otherwise noted)

Symbol		Parameter	Test co	nditions			Unit	
Cymbol		uramotor	1031001	iditions	Min.	Тур.	Max.	Onne
ICC	Power source current	System operation	VCC = 5.5 V, $f(XIN) = 8 MHz$	CRT OFF Data slicer OFF		15	30	mA
				CRT ON Data slicer ON		30	50	
			VCC = 5.5 V, f f(XCIN) = 32kH OSD OFF, Da Low-power of mode set (CM CM6 = "1")	lz, ta slicer OFF, lissipation		60	200	μΑ
		Wait mode	Vcc = 5.5 V, f	(XIN) = 8 MHz		2	4	mA
			VCC = 5.5 V, f f(XCIN) = 32kH Low-power of mode set (CM CM6 = "1")	lz, lissipation		25	100	μΑ
Stop m	Stop mode	VCC = 5.5 V, f f(XCIN) = 0	(XIN) = 0,		1	10		
Voн		P52–P55, P10, P03, P15–P17, P20–P27, P30, P31	VCC = 4.5 V IOH = -0.5 m/s		2.4			V
Vol		P52–P55, P10, SOUT, SCLK, P00–P07, P15–P17, P20–P27	VCC = 4.5 V IOL = 0.5 mA				0.4	
	LOW output voltage	P30, P31	VCC = 4.5 V IOL = 10.0 mA				3.0	V
	LOW output voltage	P11–P14	Vcc = 4.5 V	IOL = 3 mA			0.4	
VT+-VT-		RESET, HSYNC, VSYNC, INT1, INT2, INT3, TIM2, TIM3, SIN, SCLK,	Vcc = 5.0 V	IOL = 6 mA		0.5	1.3	V
lızh	HIGH input leak current	SCL1, SCL2, SDA1, SDA2 RESET, P03, P10-P17, P20-P27, P30, P31, P40-P46, P63, P64, P70-P72, HSYNC, VSYNC	VCC = 5.5 V VI = 5.5 V				5	μΑ
	HIGH input leak current						10	
lızı		RESET, P00-P07, P10-P17, P20- P27, P30, P31, P40-P46, P63, P64, P70-P72, HSYNC, VSYNC	VCC = 5.5 V VI = 0 V				5	μA
RBS	I ² C-BUS-BUS switch (between SCL1 and S	connection resistor SCL2, SDA1 and SDA2)	VCC = 4.5 V				130	Ω


Notes 1: The total current that flows out of the IC must be 20 or less.

- 2: The total input current to IC (IOL1 + IOL2 + IOL3) must be 20 mA or less.
- 3: The total average input current for ports P30, P31 to IC must be 10 mA or less.
- **4:** Connect 0.1 μF or more capacitor externally between the power source pins Vcc–Vss and AVcc–Vss so as to reduce power source noise.

Also connect 0.1 μ F or more capacitor externally between the pins Vcc–CNVss.

- 5: Use a quartz-crystal oscillator or a ceramic resonator for the CPU oscillation circuit. When using the data slicer, use 8 MHz.
- **6:** P16, P41–P44 have the hysteresis when these pins are used as interrupt input pins or timer input pins. P11–P14 have the hysteresis when these pins are used as multi-master I²C-BUS interface ports. P17 and P46 have the hysteresis when these pins are used as serial I/O pins.
- 7: When using the sub-clock, set fCLK < fCPU/3.
- 8: Pin names in each parameter is described as below.
 - (1) Dedicated pins: dedicated pin names.
 - (2) Duble-/triple-function ports
 - When the same limits: I/O port name.
 - When the limits of functins except ports are different from I/O port limits: function pin name.





A-D CONVERTER CHARACTERISTICS (Vcc = 5 V \pm 10 %, Vss = 0 V, f(XIN) = 8 MHz, Ta = -10 °C to 70 °C, unless otherwise noted)

Commando and	Description	Took oon ditions		I lait		
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
_	Resolution				8	bits
_	Non-linearity error		0		±2	LSB
_	Differential non-linearity error		0		±0.9	LSB
Vот	Zero transition error	Vcc = 5.12V IoL (SUM) = 0mA	0		2	LSB
VFST	Full-scale transition error	Vcc = 5.12V	0		4	LSB
TCONV	Conversion time		12.25		12.5	μs
VREF	Reference voltage				Vcc	V
RLADDER	Ladder resistor			25		kΩ
VIA	Analog input current		0		VREF	V

MULTI-MASTER I²C-BUS BUS LINE CHARACTERISTICS

Cura had	Description	Standard of	lock mode	High-speed	clock mode	Unit
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
tBUF	Bus free time	4.7		1.3		μs
tHD:STA	Hold time for START condition	4.0		0.6		μs
tLOW	LOW period of SCL clock	4.7		1.3		μs
tR	Rising time of both SCL and SDA signals		1000	20+0.1Cb	300	ns
tHD:DAT	Data hold time	0		0	0.9	μs
tHIGH	HIGH period of SCL clock	4.0		0.6		μs
tF	Falling time of both SCL and SDA signals		300	20+0.1Cb	300	ns
tsu:dat	Data set-up time	250		100		ns
tsu:sta	Set-up time for repeated START condition	4.7		0.6		μs
tsu:sto	Set-up time for STOP condition	4.0		0.6		μs

Note: Cb = total capacitance of 1 bus line




Fig. 114. Definition Diagram of Timing on Multi-master I²C-BUS





15°

θ



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

PACKAGE OUTLINE

52P4B Plastic 52pin 600mil SDIP EIAJ Package Code SDIP52-P-600-1.78 JEDEC Code Weight(g) Lead Material Alloy 42/Cu Alloy Scale: 1.5/1 $\hat{\mathbb{L}}$ ē) DOUDOUDOUDOUDOUDOUDOUDOUDOUDOUDOUDOUDOU Dimension in Millimeters D Symbol Nom Min Max 5.5 Α 0.51 Αı 3.8 A2 0.5 0.4 0.6 b 0.9 0.65 1.0 0.75 рī 1.3 1.05 b2 c D 0.22 0.27 0.34 45.65 45.85 46.05 SEATING PLANE Ε 12.85 13.0 13.15 e 1.778 eı 15.24 3.0 0°





52P4B (52-PIN SHRINK DIP) MARK SPECIFICATION FORM


Witsubishi To Catalog Haine
Please choose one of the marking types below (A, B, C), and enter the Mitsubishi IC catalog name and the special mark (if needed).
A. Standard Mitsubishi Mark
Mitsubishi lot number (6-digit or 7-digit) Mitsubishi lot number (6-digit or 7-digit) Mitsubishi lot number (6-digit or 7-digit) Mitsubishi lot number (6-digit or 7-digit) Mitsubishi lot number (6-digit or 7-digit) Mitsubishi lot number (6-digit or 7-digit)
B. Customer's Parts Number + Mitsubishi Catalog Name
© Customer's parts number Note: The fonts and size of characters are standard Mitsubishi type. Mitsubishi lot number (6-digit or 7-digit) © UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU

Note1: The mark field should be written right aligned.

- 2: The fonts and size of characters are standard Mitsubishi type.
- 3: Customer's parts number can be up to 18 characters: Only $0\sim9$, $A\sim Z$, +, -, \checkmark , (,), &, \bigcirc , . (period), and , (comma) are usable.
- 4: If the Mitsubishi logo ♣ is not required, check the box on the right.

▲Mitsubishi logo is not required

C. Special Mark Required



- Note1: If the special mark is to be printed, indicate the desired layout of the mark in the upper figure. The layout will be duplicated as close as possible. Mitsubishi lot number (6-digit or 7-digit) and mask ROM number (3-digit) are always marked.
 - 2: If the customer's trade mark logo must be used in the special mark, check the box below. Please submit a clean original of the logo.

For the new special character fonts a clean font original (ideally logo drawing) must be submitted.

Special logo required


The standard Mitsubishi font is used for all characters except for a logo.






APPENDIX

Pin Configuration (TOP VIEW)





Memory Map







SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

Memory Map of Special Function Register (SFR)

■SFR1 area (addresses C	016	to l	DF ₁	6)					
	<bit< td=""><td>allo</td><td>catio</td><td>n></td><td></td><td></td><td></td><td></td><td><state after="" immediately="" reset=""></state></td></bit<>	allo	catio	n>					<state after="" immediately="" reset=""></state>
		: ₁ _							0 : "0" immediately after reset
	Name		uncti	on b	oit				
	Traine								1 : "1" immediately after reset
		: No	funct	ion b	it				? : Indeterminate immediately
	0	: Fix (do	to the						after reset
	1	: Fix (do	to the						
Address Register			Bi	t allo	ocati	on			State immediately after reset
CO ₁₆ Port P0 (P0)	b7							b0	
C0 ₁₆ Port P0 (P0) C1 ₁₆ Port P0 direction register (D0)									?
C2 ₁₆ Port P1 (P1)									0016
C316 Port P1 direction register (D1)									0016
C4 ₁₆ Port P2 (P2)									?
C5 ₁₆ Port P2 direction register (D2)									90016
C6 ₁₆ Port P3 (P3)									?
C7 ₁₆ Port P3 direction register (D3)	P6IM	T3SC							0016
C8 ₁₆ Port P4 (P4)									?
C9 ₁₆ Port P4 direction register (D4)		P46D	P45D					0	0016
CA ₁₆ Port P5 (P5)									?
CB ₁₆ OSD port control register (PF)	0	OUT2	OUT1	В	G	R	0	0	0016
CC ₁₆ Port P6 (P6)									?
CD ₁₆ Port P7 (P7)									0 0 0 0 0 ? ? ?
CE ₁₆ OSD control register (OC)	OC7	OC6	OC5	OC4	ОСЗ	OC2	OC1	OC0	0016
CF ₁₆ Horizontal position register (HP)	HP7	HP6	HP5	HP4	HP3	HP2	HP1	HP0	0016
D0 ₁₆ Block control register 1 (BC ₁)	BC ₁ 7	BC ₁ 6	BC ₁ 5	BC ₁ 4	BC ₁ 3	BC ₁ 2	BC ₁ 1	BC ₁ 0	?
D1 ₁₆ Block control register 2 (BC ₂)	BC ₂ 7	BC ₂ 6	BC ₂ 5	BC ₂ 4	BC ₂ 3	BC ₂ 2	BC ₂ 1	BC ₂ 0	?
D2 ₁₆ Block control register 3 (BC ₃)	BC ₃ 7	BC ₃ 6	BC ₃ 5	BC ₃ 4	BC ₃ 3	BC ₃ 2	BC ₃ 1	BC ₃ 0	?
D3 ₁₆ Block control register 4 (BC ₄)	BC ₄ 7	BC ₄ 6	BC ₄ 5	BC ₄ 4	BC ₄ 3	BC ₄ 2	BC ₄ 1	BC ₄ 0	?
D4 ₁₆ Block control register 5 (BC ₅)	BC ₅ 7	BC ₅ 6	BC ₅ 5	BC ₅ 4	BC ₅ 3	BC ₅ 2	BC ₅ 1	BC ₅ 0	?
D5 ₁₆ Block control register 6 (BC ₆)	BC ₆ 7	BC ₆ 6	BC ₆ 5	BC ₆ 4	BC ₆ 3	BC ₆ 2	BC ₆ 1	BC ₆ 0	?
D6 ₁₆ Block control register 7 (BC ₇)	BC ₇ 7	BC ₇ 6	BC ₇ 5	BC ₇ 4	BC ₇ 3	BC ₇ 2	BC ₇ 1	BC ₇ 0	?
D7 ₁₆ Block control register 8 (BC ₈)		BC ₈ 6	_				_		?
D8 ₁₆ Block control register 9 (BC ₉)	_	BC ₉ 6	_	_	_	_	_	_	?
D9 ₁₆ Block control register 10 (BC ₁₀)	-							_	?
DA ₁₆ Block control register 11 (BC ₁₁)	-							_	?
DB ₁₆ Block control register 12 (BC ₁₂)									?
DC ₁₆ Block control register 13 (BC ₁₃)									?
DD16 Block control register 14 (BC ₁₄)									?
DE16 Block control register 15 (BC ₁₅)									?
DF ₁₆ Block control register 16 (BC ₁₆)	BC ₁₆ 7	BC ₁₆ 6	BC ₁₆ 5	BC ₁₆ 4	BC ₁₆ 3	BC ₁₆ 2	BC ₁₆ 1	BC ₁₆ 0	?





SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

	R1 area (addresses E	D:4	۔ اا۔		•					01-1			-4-1	- 4 1			
		<bit< td=""><td>allo</td><td>catic</td><td>)n ></td><td></td><td></td><td></td><td></td><td><stat< td=""><td>e im</td><td>meai</td><td>ately</td><td>atter</td><td>reset</td><td>></td><td></td></stat<></td></bit<>	allo	catic)n >					<stat< td=""><td>e im</td><td>meai</td><td>ately</td><td>atter</td><td>reset</td><td>></td><td></td></stat<>	e im	meai	ately	atter	reset	>	
			: }	unct	ion b	oit				0	: "0'	' imr	nedi	ately	/ afte	r res	se
		Name	: '							1	: "1"	' imr	nedi	ately	afte	r res	зe
			: No	funct	tion b	oit				?					imme	ediat	el
		0				it to e to					an	er r	eset				
		1				it to e to											
Addres	s Register	b7		Bit	allo	catio	n		b0	St b7	tate	imn	nedia	ately	afte	r res	et
E0 ₁₆	Caption position register (CP)	1	0	0	CP4	CP3	CP2	CP1					00) 16			_
E1 ₁₆	Start bit position register (SP)	SP7	SP6						_				00) 16			_
E216	Window register (WN)	0		_		WN3			$\overline{}$				00) 16			_
E3 ₁₆	Sync slice register (SSL)	SSL7	0	0	0	0	1	0	1				00) 16			_
E416	Caption data register 1 (CD1)												00) 16			_
E516	Caption data register 2 (CD2)												00) 16			_
E616	Clock run-in register 1 (CR1)	0	1	0	1	CR13	CR12	CR11	CR10				00) 16			_
E7 ₁₆	Clock run-in register 2 (CR2)	1	0	0	1	1	1	CR21	1				00) 16			_
E816	Clock run-in detect register 1 (CRD1)	CRD17	CRD15	CRD15	CRD15	CRD15							00) 16			_
E9 ₁₆	Clock run-in detect register 2 (CRD2)	CRD27	CRD25	CRD25	CRD25	CRD25	CRD22	CRD21	CRD20				00) 16			_
EA16	Data slicer control register 1 (DSC1)	DSC17	0	DSC15	0	0	DSC12	DSC11	DSC10	?	0	?	0	0	0	0	0
EB ₁₆	Data slicer control register 2 (DSC2)	DSC27	0	DSC25	0	0	DSC22	DSC21	DSC20	?	0	?	0	0	?	0	0
EC ₁₆	Caption data register 3 (CD3)												00) 16		•	
ED ₁₆	Caption data register 4 (CD4)												00) 16			
EE16	A-D conversion register (AD)												?	?			
EF16	A-D control register (ADCON)	0		0	ADVREF	ADSTR	ADIN2	ADIN1	ADIN0	0	?	0	0	1	0	0	C
F0 ₁₆	Timer 1 (TM1)												FF	16		•	
F1 ₁₆	Timer 2 (TM2)												07	7 16			
F2 ₁₆	Timer 3 (TM3)												FF	16			
F3 ₁₆	Timer 4 (TM4)												07	7 16			
F4 ₁₆	Timer mode register 1 (TM1)	TM17	TM16	TM15	TM14	TM13	TM12	TM11	TM10				00) 16			
F5 ₁₆	Timer mode register 2 (TM2)	TM27	TM26	TM25	TM24	TM23	TM22	TM21	TM20				00) 16			
F6 ₁₆	¹² C data shift register (S0)	D7	D6	D5	D4	D3	D2	D1	D0				?)			
F7 16	¹² C address register (S0D)	SAD6	SAD5	SAD4	SAD3	SAD2	SAD1	SAD0	RBW				00) 16			
F8 ₁₆	I ² C status register (S1)	MST	TRX	ВВ	PIN	AL	AAS	AD0	LRB	0	0	0	1	0	0	0	?
F9 ₁₆	I ² C control register (S1D)	BSEL1	BSEL0	10 BIT SAD	ALS	ES0	BC2	BC1	всо				00				_
FA ₁₆	1 ² C clock control register (S2)	ACK	ACK BIT	FAST MODE	CCR4	CCR3	CCR2	CCR1	CCR0				00) 16			
FB ₁₆	CPU mode register (CPUM)	СМ7		CM5	1	1	CM2	0	0	0	0	1	1	1	1	0	(
	Interrupt request register 1 (IREQ1)		ADR	VSCR	CRTR	TM4R	TM3R	TM2R	TM1R				00	16			
	Interrupt request register 2 (IREQ2)	0	T56R	IICR	INT2R	1MSR	SIOR	DSR	INT1R				00) 16			_
FE ₁₆	Interrupt control register 1 (ICON1)		ADE	VSCE	CRTE	TM4E	ТМЗЕ	TM2E	TM1E				00) 16			_
FF16	Interrupt control register 2 (ICON2)	T56S												16			_







SF	R2 area (addresses 2					6)				
	•	<bit< td=""><td>alloc</td><td>catio</td><td>n></td><td></td><td></td><td></td><td></td><td><state after="" immediately="" reset=""></state></td></bit<>	alloc	catio	n>					<state after="" immediately="" reset=""></state>
		:	ζ_	uncti	on h	i+				0 : "0" immediately after reset
		Name :	} 「	uncii	טוו ט	ıı				1 : "1" immediately after reset
	J									. I illinediately after reset
			No	functi	ion b	it				? : Indeterminate immediately
		0		to th						after reset
		1		to th						
Addres	ss Register			Bit	allo	catio	on			State immediately after reset
20016	PWM0 register (PWM0)	b7							b0	b7 b
20016 20116	PWM1 register (PWM1)									?
	• , ,									?
	PWM2 register (PWM2)									?
	PWM3 register (PWM3)									?
20416 20516	PWM4 register (PWM4)									?
20516 20616	PWM5 register (PWM5)									?
	PWM6 register (PWM6)									?
20716	Clock run-in detect register 3 (CRD3)	CBD3E	CDD24	CBD22	CBD33	CBD21				
20816		CKD35	CR36			CR33		CD24	CR30	9016
20916	Clock run-in register (CR3)		CR36	CR35	CR34	-	-	-	-	
	PWM mode register 1 (PN)		DMC	DME	DWA	-	PN2		PN0	0016
	PWM mode register 2 (PW)	0	PVVO	PW5	PVV4	PWS	PVVZ	PWI	PVVU	0716
	Timer 5 (TM5)									FF16
	Timer 6 (TM6)				00	140				0016
20E ₁₆	0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1			0,405	SYC4		0,400	0)/04	0,400	
20F ₁₆		D0007	D0000		-	_	-	_	-	0016
21016	Data slicer control register 3 (DSC3)	DSC37	DSC36	DSC35	DSC34	DSC33	DSC32	DSC31	DSC30	0016
21116		AD/INT3	INT3		INT2	INT1	_			•
21216	Interrupt input polarity register (IP)	SEL	POL	0	POL	POL	0	0	0	0016
21316	Serial I/O mode register (SM)	0	U	SM5	SM4	SM3	SM2	SM1	SM0	0016
21416	Serial I/O register (SIO)									?
21516			005	005	00 i	005	000	00:	000	?
216 16	Clock source control register (CS)	0	_	CS5	_		_	CS1	-	0016
21716	I/O polarity control register (PC)	\vdash		PC5		0	-	PC1	-	1 0 0 0 0 0 0 0
218 16	Raster color register (RC)	RC7	RC6	RC5		0	_	RC1	\vdash	0016
21916	Extra font color register (EC)				0	0			EC0	0016
21A 16					0	0	0	0	0	0016
21B ₁₆	Border color register (FC)				0	0		FC1	FC0	0016
21C ₁₆	Window H register 1 (WH1)			WH15	_		_	_	-	?
21D ₁₆	Window L register 1 (WL1)	WL17	WL16	WL15	WL14	WL13	WL12		-	?
21E ₁₆	Window H register 2 (WH2)							WH21	WH20	?







	<bit allocation=""></bit>	< State immediately after reset >
	□: ₅	0 : "0" immediately after rese
	Function bit	1 : "1" immediately after rese
	: No function bit	? : Indeterminate immediatel
	0: Fix to this bit to "0" (do not write to "1")	after reset
	1: Fix to this bit to "1" (do not write to "0")	
Address Register	Bit allocation	b0 b7 State immediately after reset
220 ₁₆ Vertical position register 1 ₁ (VP1 ₁)	VP1 ₁ 7 VP1 ₁ 6 VP1 ₁ 5 VP1 ₁ 4 VP1 ₁ 3 VP1 ₁ 2 VP1 ₁ 1	VP1 ₁ 0 ?
221 ₁₆ Vertical position register 1 ₂ (VP1 ₂)	VP1 ₂ 7 VP1 ₂ 6 VP1 ₂ 5 VP1 ₂ 4 VP1 ₂ 3 VP1 ₂ 2 VP1 ₂ 1	VP1 ₂ 0 ?
222 ₁₆ Vertical position register 1 ₃ (VP1 ₃)	VP1 ₃ 7 VP1 ₃ 6 VP1 ₃ 5 VP1 ₃ 4 VP1 ₃ 3 VP1 ₃ 2 VP1 ₃ 1	VP1 ₃ 0 ?
223 ₁₆ Vertical position register 1 ₄ (VP1 ₄)	VP1 ₄ 7 VP1 ₄ 6 VP1 ₄ 5 VP1 ₄ 4 VP1 ₄ 3 VP1 ₄ 2 VP1 ₄ 1	VP1 ₄ 0 ?
224 ₁₆ Vertical position register 1 ₅ (VP1 ₅)	VP1 ₅ 7 VP1 ₅ 6 VP1 ₅ 5 VP1 ₅ 4 VP1 ₅ 3 VP1 ₅ 2 VP1 ₅ 1	VP1 ₅ 0 ?
225 ₁₆ Vertical position register 1 ₆ (VP1 ₆)	VP1 ₆ 7 VP1 ₆ 6 VP1 ₆ 5 VP1 ₆ 4 VP1 ₆ 3 VP1 ₆ 2 VP1 ₆ 1	VP1 ₆ 0 ?
226 ₁₆ Vertical position register 1 ₇ (VP1 ₇)	VP1 ₇ 7 VP1 ₇ 6 VP1 ₇ 5 VP1 ₇ 4 VP1 ₇ 3 VP1 ₇ 2 VP1 ₇ 1	VP1 ₇ 0 ?
227 ₁₆ Vertical position register 1 ₈ (VP1 ₈)	VP1 ₈ 7VP1 ₈ 6 VP1 ₈ 5 VP1 ₈ 4VP1 ₈ 3 VP1 ₈ 2 VP1 ₈ 1	
228 ₁₆ Vertical position register 1 ₉ (VP1 ₉)	VP1 ₉ 7VP1 ₉ 6 VP1 ₉ 5 VP1 ₉ 4VP1 ₉ 3 VP1 ₉ 2 VP1 ₉ 1	
229 ₁₆ Vertical position register 1 ₁₀ (VP1 ₁₀)	VP1 ₁₀ 7VP1 ₁₀ 6VP1 ₁₀ 5VP1 ₁₀ 4VP1 ₁₀ 3VP1 ₁₀ 2VP1 ₁₀ 1	
22A ₁₆ Vertical position register 1 ₁₁ (VP1 ₁₁)	VP1 ₁₁ 7VP1 ₁₁ 6VP1 ₁₁ 5VP1 ₁₁ 4VP1 ₁₁ 3VP1 ₁₁ 2VP1 ₁₁ 1	
22B ₁₆ Vertical position register 1 ₁₂ (VP1 ₁₂)	VP1 ₁₂ 7VP1 ₁₂ 6VP1 ₁₂ 5VP1 ₁₂ 4VP1 ₁₂ 3VP1 ₁₂ 2VP1 ₁₂ 1	
22C ₁₆ Vertical position register 1 ₁₃ (VP1 ₁₃)	VP1 ₁₃ 7VP1 ₁₃ 6VP1 ₁₃ 5VP1 ₁₃ 4VP1 ₁₃ 3VP1 ₁₃ 2VP1 ₁₃ 1	
22D ₁₆ Vertical position register 1 ₁₄ (VP1 ₁₄)	VP1 ₁₄ 7VP1 ₁₄ 6VP1 ₁₄ 5VP1 ₁₄ 4VP1 ₁₄ 3VP1 ₁₄ 2VP1 ₁₄ 1	
22E ₁₆ Vertical position register 1 ₁₅ (VP1 ₁₅)	VP1 ₁₅ 7VP1 ₁₅ 6VP1 ₁₅ 5VP1 ₁₅ 4VP1 ₁₅ 3VP1 ₁₅ 2VP1 ₁₅ 1	
22F16 Vertical position register 1 ₁₆ (VP1 ₁₆)	VP1 ₁₆ 7VP1 ₁₆ 6VP1 ₁₆ 5VP1 ₁₆ 4VP1 ₁₆ 3VP1 ₁₆ 2VP1 ₁₆ 1	
230 ₁₆ Vertical position register 2 ₁ (VP2 ₁)		VP2 ₁ 0 ?
231 ₁₆ Vertical position register 2 ₂ (VP2 ₂)	VP2 ₂ 1	VP2 ₂ 0 ?
232 ₁₆ Vertical position register 2 ₃ (VP2 ₃)	VP2 ₃ 1	VP2 ₃ 0 ?
233 ₁₆ Vertical position register 2 ₄ (VP2 ₄)	VP2 ₄ 1	VP2 ₄ 0 ?
234 ₁₆ Vertical position register 2 ₅ (VP2 ₅)	VP2 ₅ 1	VP2 ₅ 0 ?
23516 Vertical position register 2 ₆ (VP2 ₆)	VP2 ₆ 1	VP2 ₆ 0 ?
236 ₁₆ Vertical position register 2 ₇ (VP2 ₇)	VP2 ₇ 1	
237 ₁₆ Vertical position register 2 ₈ (VP2 ₈)	VP2 ₈ 1	VP2 ₈ 0 ?
238 ₁₆ Vertical position register 2 ₉ (VP2 ₉)	VP2 ₉ 1	
239 ₁₆ Vertical position register 2 ₁₀ (VP2 ₁₀)	VP2 ₁₀ 1	VP2 ₁₀ 0 ?
23A ₁₆ Vertical position register 2 ₁₁ (VP2 ₁₁)	VP2 ₁₁ 1	-
23B ₁₆ Vertical position register 2 ₁₂ (VP2 ₁₂)	VP2 ₁₂ 1	
23C ₁₆ Vertical position register 2 ₁₃ (VP2 ₁₃)	VP2 ₁₃ 1	
23D ₁₆ Vertical position register 2 ₁₄ (VP2 ₁₄)	VP2 ₁₄ 1	
23E ₁₆ Vertical position register 2 ₁₅ (VP2 ₁₅)	VP2 ₁₅ 1	- 14-
23F ₁₆ Vertical position register 2 ₁₆ (VP2 ₁₆)	VP2 ₁₆ 1	
240 ₁₆ DA-H register (DA-H)	, -16.	?
241 ₁₆ DA-L register (DA-L)		0 0 ? ? ? ? ?
242 ₁₆ ROM correction address 1 (high-orde	r)	0016
24316 ROM correction address 1 (low-order	´	0016
24416 ROM correction address 2 (high-order		0016
24516 ROM correction address 2 (low-order	·	0016
246 ₁₆ ROM correction enable register (RCR		
24716 ROW Correction enable register (RCR	0016	0016
	55.5	







Internal State of Processor Status Register and Program Counter at Reset

	<bit allocation=""></bit>	<state after="" immediately="" reset=""></state>
	: Function bit	0 : "0" immediately after reset
	Name : J	1 : "1" immediately after reset
	: No function bit	? : Indeterminate immediately
	O: Fix to this bit to "0" (do not write to "1")	after reset
	1 : Fix to this bit to "1" (do not write to "0")	
Register	Bit allocation b7	State immediately after reset b0 b7
Processor status register (PS) Program counter (PCH)	N V T B D I	Z C ? ? ? ? ? 1 ? ?
Program counter (PCL)		Contents of address FFFF ₁₆ Contents of address FFFE ₁₆




Structure of Register

The figure of each register structure describes its functions, contents at reset, and attributes as follows:

Note: The following registers are the EPROM version's registers.

They are different from the MASK version's.








b7 b6 b5 b4 b3 b2 b1 b0						
D7 06 05 04 03 02 01 00	Do	art Di direction register (Di) (i	=0,1,2) [Addresses 00C116, 00C	345 00C54c1		
	1 (itti i direction register (Di) (i-	-0, 1,2) [Addresses 000 116, 000	316, 000316]		
	В	Name	Functions	After reset	R	W
	0	Port Pi direction register	0 : Port Pio input mode 1 : Port Pio output mode	0	R	W
1	1		0 : Port Pi ₁ input mode 1 : Port Pi ₁ output mode	0	R	W
	2		0 : Port Pi2 input mode 1 : Port Pi2 output mode	0	R	W
	3		0 : Port Pi3 input mode 1 : Port Pi3 output mode	0	R	W
	4		0 : Port Pi4 input mode 1 : Port Pi4 output mode	0	R	W
	5		0 : Port Pis input mode 1 : Port Pis output mode	0	R	W
	6		0 : Port Pi ₆ input mode 1 : Port Pi ₆ output mode	0	R	W
	7		0 : Port Pi7 input mode 1 : Port Pi7 output mode	0	R	W

Port Pi Direction Register


Addresses 00C116, 00C316, 00C516




Port P3 Direction Register

Address 00C7₁₆










Port P4 Direction Register

Address 00C9₁₆



OSD Port Control Register

Address 00CB₁₆







b7 b6 b5 b4 b3 b2 b1 b0	OSD control register (O	C) [Address 00CE16]		
<u> </u>	B Name	Functions	After reset	RW
	0 OSD control bit (OC0) (See note 1)	0 : All-blocks display off 1 : All-blocks display on	0	R W
	1 Scan mode selection bit (OC1)	0 : Normal scnan mode 1 : Bi-scan mode	0	RW
	2 Border type selection bit (OC2)	0 : All bordered 1 : Shadow bordered (See note 2)	0	RW
	3 Flash mode selection bit (OC3)	Color signal of character background part does not flash Color signal of character background part flashes	0	R W
'	4 Automatic solid space control bit (OC4)	0 : OFF 1 : ON	0	RW
	5 Window control bit (OC5)	0 : OFF 1 : ON	0	RW
6	Layer mixing control bits (OC6, OC7) (See note 3)	b7 b6 0 0: Logic sum (OR) of layer 1's color and layer 2's color 0 1: Layer 1's color has priority 1 0: Layer 2's color has priority 1 1: Do not set.	0	R W

OSD Control Register

Address 00CE₁₆

Horizontal Position R	egi	ster				
b7 b6 b5 b4 b3 b2 b1 b0	Н	orizontal position regis	ter (HP) [Address 00CF16]			
	В	Name	Functions	After reset	RW	
	0 to 7	Control bits of horizontal display start positions (HP0 to HP7)	Horizontal display start positions 4Tosc X (setting value of high-order 4 bits X 16 ¹ + setting value of low-order 4 bits X 16 ⁰)	0	RW	
i	Note	2. Tosc = OSD osc	e synchronizes with the V SYNC. illation period.			

Horizontal Position Register

Address 00CF₁₆








	_	lock control register i (,601) (I=	- 1 10	010) [A			OUDF	-		
	В	Name						Functio	ns		After reset	⊢	W
	0, 1	Display mode selection bits (BCi0, BCi1)	0 0 1 1	0: 1: 0:	OS	D mod		e			Indeterminate	R	W
	2	Border control bit (BCi2)		Bord Bord							Indeterminate	R	W
	3, 4	Dot size selection bits (BCi3, BCi4)	b6	b5	b4	b3	CS6	Pre-divide ratio	Dot size	Display layer	Indeterminate	R	W
		Johns (19919)	0	0	0 0 1 1 0 0	0 0 1 1 0 1	_	X 1	1Tc X 1/2H 1Tc X 1H 2Tc X 2H 3Tc X 3H 1Tc X 1/2H 1Tc X 1H 2Tc X 2H	Layer1			
	5, 6	Pre-divide ratio • layer selection bit (BCi5, BCi6)	1	0	0 0 1 1	1 0 1 0 1	_	X 3	3Tc X 3H 1Tc X 1/2H 1Tc X 1H 2Tc X 2H 3Tc X 3H	·	Indeterminate	R	W
			1	1	_	0	0	X 1	1Tc X 1/2H 1Tc X 1H				
			1	1	0 0 1 1	0 1 0 1	1	X 2	1Tc X 1/2H 1Tc X 1H 1.5Tc X 1/2H 1.5Tc X 1H	Layer2			
İ	- 7	OUT2 output control bit (BCi7) (See note 2)						oundary n bounda	ry		Indeterminate	R	W

Block Control Register i

Addresses 00D016 to 00DB16






Caption Position Reg	jiste	<u>er</u>				
b7 b6 b5 b4 b3 b2 b1 b0	Ca	ption Position Register (CP)	[Address 00E0 ₁₆]			
	В	Name	Functions	After reset	R V	7
	0 to 4	Specification main data slice line (CP0 to CP4)		0	RW	7
1	5, 6	Fix these bits to "0."		0	R W	7
\	7	Fix this bit to "0."		0	RW	/


Caption Position Register

Address 00E0₁₆



Start Bit Position Register

Address 00E1₁₆



Window Register

Address 00E2₁₆






Sync Slice Register					
b7 b6 b5 b4 b3 b2 b1 b0	Syn	nc slice register (SSL) [Ad	ldress 00E316]		
	В	Name	Functions	After reset	R W
	0, 2	Fix these bits to "1."		0	RW
3	1, 3 to 6	Fix these bits to "0."		0	RW
ί	7	Vertical synchronous signal (V _{sep}) generating method selection bit (SSL7)	0: Method 1 1: Method 2	0	R W


Sync Slice Register

Address 00E3₁₆



Clock Run-in Register 1

Address 00E6₁₆




Clock Run-in Register 2

Address 00E7₁₆







Clock Run-in detect Register i

Addresses 00E816, 020816

Clock Run-in Detect b7 b6 b5 b4 b3 b2 b1 b0	Ν Ε ί	<u>jister z</u>				
	Clo	ock run-in detect register 2	(CRD2) [Address 00E9 ₁₆]			
	В	Name	Functions	After reset	R	W
	0 to 2	Clock run-in pulses for sampling (CRD20 to CRD22)	b2 b1 b0 0 0 0: Not available 0 0 1: 1st pulse 0 1 0: 2nd pulse 0 1 1: 3rd pulse 1 0 0: 4th pulse 1 0 1: 5th pulse 1 1 0: 6th pulse 1 1 1: 7th pulse	0	R	W
	3 to 7	Data clock generating time (CRD23 to CRD27)	Time from detection of a start bit to occurrence of a data clock = (13 + set value) X reference clock period	0	R	W

Clock Run-in detect Register 2

Address 00E9₁₆





b7 b6 b5 b4 b3 b2 b1 b0	Da	ta slicer control register 1	(DSC1) [Address 00EA ₁₆]			
	В	Bit	Functions	After reset	R	W
	0	Data slicer control bit (DSC10)	0: Data slicer stopped 1: Data slicer operating	0	R	W
	1, 2	Field to be sliced data selection bit (DSC11, DSC12)	Field of main data slice line Field for setting reference voltage	0	R	W
	3, 4, 6	Fix these bits to "0."		0	R	W
	5	Field determination flag (DSC15)	0: Hsep Vsep 1: Hsep Vsep Vsep	Indeterminate	R	_
	7	Data latch completion flag for caption data in main data slice line (DSC17)	0: Data is not yet latched 1: Data is latched	Indeterminate	R	W
]	Defini	tion of fields 1 (F1) and 2	(F2)			
	F	-1: Hsep	Г			
		VSYNC T				
		Vsep				
	ı	F2: Hsep Vsync Vsync	ப			
		Vsep J				

Data Slicer Control Register 1

Address 00EA₁₆





Data slicer Control Register 2 b7 b6 b5 b4 b3 b2 b1 b0 0 0 0 Data slicer Control register 2 (DSC2) [Address 00EB₁₆] В Name Functions After reset R W 0 Timing signal generating 0: Stopped 0 R ¦W circuit control bit (DSC20) 1: Operating 0: Video signal 1: Hsync signal Reference clock source 0 R W selection bit (DSC21) 2, 7 Test bit Read-only Indeterminate R 3, 4, Fix these bits to "0." O R W 6 V-pulse shape determination 5 0: Match Indeterminate R¦ flag (DSC25) 1: Mis match

Data Slicer Control Register 2

Address 00EB₁₆

A-D Control Register					
b7 b6 b5 b4 b3 b2 b1 b0 0 0 0 0	A-	D control register (ADCON	[Address 00EF16]		
	В	Name	Functions	After reset	R W
	0 to 2	Analog input pin selection bits (ADIN0 to ADIN2)	b2 b1 b0 0 0 0: AD1 0 0 1: AD2 0 1 0: AD3 0 1 1: AD4 1 0 0: AD5 1 0 1: AD6 1 1 0: 1 1 1: Do not set.	0	R W
	3	A-D conversion completion bit (ADSTR)	Conversion in progress Convertion completed	Indeterminate	RW
	4	Vcc connection selection bit (ADVREF)	0: OFF 1: ON	Indeterminate	RW
L	6	Nothing is assigned. This bit is When this bit is read out, the		Indeterminate	R —
! <u>-</u>	5, 7	Fix these bits to "0."		0	R —

A-D Control Register

Address 00EF₁₆





SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

b7b6 b5b4b3 b2b1b0	1	mer mode register 1 (TM	11) [Address 00F416]			
	В	Name	Functions	After reset	R	W
	0	Timer 1 count source selection bit 1 (TM10)	0: f(XIN)/16 or f(XCIN)/16 (Note) 1: Count source selected by bit 5 of TM1	0	R	W
	1	Timer 2 count source selection bit 1 (TM11)	O: Count source selected by bit 4 of TM1 1: External clock from TIM2 pin	0	R	W
	2	Timer 1 count stop bit (TM12)	0: Count start 1: Count stop	0	R	W
	3	Timer 2 count stop bit (TM13)	0: Count start 1: Count stop	0	R	W
	4	Timer 2 count source selection bit 2 (TM14)	0: f(XIN)/16 or f(XCIN)/16 (See note) 1: Timer 1 overflow	0	R	W
	5	Timer 1 count source selection bit 2 (TM15)	0: f(XIN)/4096 or f(XCIN)/4096 (See note) 1: External clock from TIM2 pin	0	R	W
	6	Timer 5 count source selection bit 2 (TM16)	0: Timer 2 overflow 1: Timer 4 overflow	0	R	W
	7	Timer 6 internal count source selection bit (TM17)	0: f(XIN)/16 or f(XCIN)/16 (See note) 1: Timer 5 overflow	0	R	W

Timer Mode Register 1

Address 00F4₁₆






b7b6b5b4b3b2b		mer mode register 2 (TM	12) [Address 00F516]		
	В	Name	Functions	After reset	R W
	0	Timer 3 count source selection bit (TM20)	(b6 at address 00C716)	0	R W
	1, 4	Timer 4 count source selection bits (TM21, TM24)	b4 b1 0 0: Timer 3 overflow signal 0 1: f(XIN)/16 or f(XCIN)/16 (See note) 1 0: f(XIN)/2 or f(XCIN)/2 (See note) 1 1: f(XCIN)	0	R W
	2	Timer 3 count stop bit (TM22)	0: Count start 1: Count stop	0	R W
	3	Timer 4 count stop bit (TM23)	0: Count start 1: Count stop	0	R W
	5	Timer 5 count stop bit (TM25)	0: Count start 1: Count stop	0	R W
	6	Timer 6 count stop bit (TM26)	0: Count start 1: Count stop	0	RW
[7	Timer 5 count source selection bit 1 (TM27)	0: f(XIN)/16 or f(XCIN)/16 (See note) 1: Count source selected by bit 6 of TM1	0	R W

Timer Mode Register 2

Address 00F5₁₆



I²C Data Shift Register

Address 00F6₁₆





I ² C Address Register	r			
b7 b6 b5 b4 b3 b2 b1 b0	I ² C address register (S0D) [Address 00F716]		
	B Name	Functions	After reset	R W
1111111111	0 Read/write bit (RBW)	0: Read 1: Write	0	R —
	1 Slave address (SAD0 to SAD6)	The address data transmitted from the master is compared with the contents of these bits.	0	RW

I²C Address Register


Address 00F7₁₆


b7 b6 b5 b4 b3 b2 b1 b0	.0	a			
	-(C status register (S1) [Ad	ddress OUF816]		
	В	Name	Functions	After reset	RW
	0	Last receive bit (LRB) (See note)	0 : Last bit = "0 " 1 : Last bit = "1 "	Indeterminate	R —
\	1	General call detecting flag (AD0) (See note)	0 : No general call detected 1 : General call detected	0	R —
	2	Slave address comparison flag (AAS) (See note)	0 : Address mismatch 1 : Address match	0	R —
	3	Arbitration lost detecting flag (AL) (See note)	0 : Not detected 1 : Detected	0	R —
!	4	I ² C-BUS interface interrupt request bit (PIN)	0 : Interrupt request issued 1 : No interrupt request issued	0	R —
	5	Bus busy flag (BB)	0 : Bus free 1 : Bus busy	0	RW
1	6, 7	Communication mode specification bits (TRX, MST)	b7 b6 0 0: Slave recieve mode 0 1: Slave transmit mode 1 0: Master recieve mode 1 1: Master transmit mode	0	R W

I²C Status Register

Address 00F8₁₆








I²C Control Register

Address 00F9₁₆



I²C Clock Control Register

Address 00FA₁₆





b7b6 t	05 b4 b3	b2b1b0	CI	PU mode register (CPUM	//) (CM) [Address FB16]		
			В	Name	Functions	After reset	RW
			0, 1	Processor mode bits (CM0, CM1)	b1 b0 0 0: Single-chip mode 0 1: 1 0: 1 1:	0	RW
			2	Stack page selection bit (CM2) (See note)	0: 0 page 1: 1 page	1	RW
			3, 4	Fix these bits to "1."		1	RW
			5	XCOUT drivability selection bit (CM5)	0: LOW drive 1: HIGH drive	1	RW
			6	Main Clock (XIN–XOUT) stop bit (CM6)	0: Oscillating 1: Stopped	0	RW
!			7	Internal system clock selection bit (CM7)	0: XIN–XOUT selected (high-speed mode) 1: XCIN–XCOUT selected (high-speed mode)	0	RW

CPU Mode Register

Address 00FB₁₆

Interrupt Request Regis	ter	1_				
b7 b6 b5 b4 b3 b2 b1 b0	In	terrupt request register 1	(IREQ1) [Address 00FC16]			
	В	Name	Functions	After reset	R W	/
	0	Timer 1 interrupt request bit (TM1R)	0 : No interrupt request issued 1 : Interrupt request issued	0	R *	:
	1	Timer 2 interrupt request bit (TM2R)	0 : No interrupt request issued 1 : Interrupt request issued	0	R *	:
	2	Timer 3 interrupt request bit (TM3R)	0 : No interrupt request issued 1 : Interrupt request issued	0	R *	
	3	Timer 4 interrupt request bit (TM4R)	0 : No interrupt request issued 1 : Interrupt request issued	0	R *	
	4	OSD interrupt request bit (CRTR)	0 : No interrupt request issued 1 : Interrupt request issued	0	R *	
	5	VSYNC interrupt request bit (VSCR)	0 : No interrupt request issued 1 : Interrupt request issued	0	R *	
	6	A-D conversion • INT3 interrupt request bit (ADR)	0 : No interrupt request issued 1 : Interrupt request issued	0	R *	•
	7	Nothing is assigned. Th When this bit is read ou	is bit is a write disable bit. t, the value is "0."	0	R –	7
·	*:	"0" can be set by softwar	e, but "1" cannot be set.			_

Interrupt Request Register 1

Address 00FC₁₆





SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

b7 b6 b5 b4 b3 b2 b1	lb0					
0		nterrupt request register	2 (IREQ2) [Address 00FD1	6]		
	В	Name	Functions	After reset	R	W
	0	INT1 interrupt request bit (INT1R)	0 : No interrupt request issued 1 : Interrupt request issued	0	R	*
	1	Data slicer interrupt request bit (DSR)	0 : No interrupt request issued 1 : Interrupt request issued	0	R	*
	2	Serial I/O interrupt request bit (SIOR)	0 : No interrupt request issued 1 : Interrupt request issued	0	R	*
	3	f(XIN)/4096 interrupt request bit (1MSR)	0 : No interrupt request issued 1 : Interrupt request issued	0	R	*
	4	INT2 interrupt request bit (INT2R)	0 : No interrupt request issued 1 : Interrupt request issued	0	R	*
	5	Multi-master I ² C-BUS interrupt request bit (IICR)	0 : No interrupt request issued 1 : Interrupt request issued	0	R	*
	6	Timer 5 • 6 interrupt request bit (T56R)	0 : No interrupt request issued 1 : Interrupt request issued	0	R	*
	7	Fix this bit to "0."		0	R	W

Interrupt Request Register 2

Address 00FD₁₆

b7b6b5b4b3b2b1b0	In	terrupt control register 1 (I	CON1) [Address 00FE	16]	
	В	Name	Functions	After reset	RW
	0	Timer 1 interrupt enable bit (TM1E)	0 : Interrupt disabled 1 : Interrupt enabled	0	RW
	1	Timer 2 interrupt enable bit (TM2E)	0 : Interrupt disabled 1 : Interrupt enabled	0	RW
	2	Timer 3 interrupt enable bit (TM3E)	0 : Interrupt disabled 1 : Interrupt enabled	0	RW
	3	Timer 4 interrupt enable bit (TM4E)	0 : Interrupt disabled 1 : Interrupt enabled	0	RW
	4	OSD interrupt enable bit (CRTE)	0 : Interrupt disabled 1 : Interrupt enabled	0	RW
	5	VSYNC interrupt enable bit (VSCR)	0 : Interrupt disabled 1 : Interrupt enabled	0	RW
	6	A-D conversion • INT3 interrupt enable bit (ADE)	0 : Interrupt disabled 1 : Interrupt enabled	0	RW
	7	Nothing is assigned. This bit. When this bit is read of		0	R —

Interrupt Control Register 1

Address 00FE₁₆






SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

Interrupt Control Regist	er 2	<u>) </u>			
b7b6 b5b4b3 b2b1b0	In	terrupt control register 2 (IC	ON2) [Address 00FF16	6]	
	В	Name	Functions	After reset	RW
	0	INT1 interrupt enable bit (INT1E)	0 : Interrupt disabled 1 : Interrupt enabled	0	RW
	1	Data slicer interrupt enable bit (DSR)	0 : Interrupt disabled 1 : Interrupt enabled	0	RW
	2	Serial I/O interrupt enable bit (SIOE)	0 : Interrupt disabled 1 : Interrupt enabled	0	RW
	3	f(XIN)/4096 interrupt enable bit (1MSE)	0 : Interrupt disabled 1 : Interrupt enabled	0	RW
	4	INT2 interrupt enable bit (INT2E)	0 : Interrupt disabled 1 : Interrupt enabled	0	RW
	5	Multi-master I ² C-BUS interface interrupt enable bit (IICE)	0 : Interrupt disabled 1 : Interrupt enabled	0	RW
ļ	6	Timer 5 • 6 interrupt enable bit (T56E)	0 : Interrupt disabled 1 : Interrupt enabled	0	R W
į	7	Timer 5 • 6 interrupt switch bit (TM56S)	0 : Timer 5 1 : Timer 6	0	RW

Interrupt Control Register 2

Address 00FF₁₆



Clock Run-in Register 3

Address 0209₁₆





SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

PWM Mode	Register 1	-				
b7 b6 b5 b4	b3 b2 b1 b0	PV	VM mode register 1 (PN)	[Address 020A16]		
		В	Name	Functions	After reset	RW
		0	PWM counts source selection bit (PN0)	0 : Count source supply 1 : Count source stop	0	RW
		1	DA/P03 output selection bit (PN1)	0 : P03 output 1 : DA output	0	RW
		2	DA output polarity selection bit (PN2)	0 : Positive polarity 1 : Negative polarity	0	RW
		3	PWM output polarity selection bit (PN3)	0 : Positive polarity 1 : Negative polarity	0	RW
1_1_1_1		4 to 7		ese bits are write disable bits. ad out, the values are "0."	Indeterminate	R —

PWM Mode Register 1

Address 020A₁₆


h7h6 h5h4h2 h2h1h0						
b7 b6 b5 b4 b3 b2 b1 b0	l	WM mode register 2 (P	W) [Address 020B16]			
	В	Name	Functions	After reset	R	w
	0	P04/PWM0 output selection bit (PW0)	0 : P04 output 1 : PWM0 output	0		W
	1	P05/PWM1 output selection bit (PW1)	0 : P05 output 1 : PWM1 output	0	R	W
	2	P06/PWM2 output selection bit (PW2)	0 : P06 output 1 : PWM2 output	0	R	W
	3	P07/PWM3 output selection bit (PW3)	0 : P07 output 1 : PWM3 output	0	R	W
	4	P0o/PWM4 output selection bit (PW4)	0 : P0o output 1 : PWM4 output	0	R	W
	5	P01/PWM5 output selection bit (PW5)	0: P01 output 1: PWM5 output	0	R	W
<u> </u>	6	P02/PWM6 output selection bit (PW6)	0: P02 output 1: PWM6 output	0	R	W
	7	Fix this bit to "0."		0	R	w

PWM Mode Register 2

Address 020B₁₆








Sync Pulse Counter Register


Address 020F₁₆



Data Slicer Control Register 3

Address 0210₁₆







b7 b6 b5 b4 b3 b2 b1 b0	Int	errupt input polarity register (IP) [Address 0212 16]		
	В	Name	Functions	After reset	RW
	0 to 2, 5	Fix these bits to "0."		0	R W
	3	INT1 polarity switch bit (INT1POL)	0 : Positive polarity 1 : Negative polarity	0	R W
	4	INT2 polarity switch bit (INT2POL)	0 : Positive polarity 1 : Negative polarity	0	R W
	6	INT3 polarity switch bit (INT3POL)	0 : Positive polarity 1 : Negative polarity	0	R W
ļ	7	A-D conversion • INT3 interrupt source selection bit (RE7)	0 : Positive polarity 1 : Negative polarity	0	R W

Interrupt Input Polarity Register

Address 0212₁₆

Serial I/O Mode Register b7b6 b5b4b3 b2b1b0 00 Serial I/O mode register (SM) [Address 021316] В Name **Functions** After reset R W Internal synchronous b1 b0 0 R W clock selection bits 0 0: f(XIN)/4 or f(XCIN)/4 0 1: f(XIN)/16 or f(XCIN)/16 (SM0, SM1) 1 0: f(XIN)/32 or f(XCIN)/32 1: f(XIN)/64 or f(XCIN)/64 2 Synchronous clock 0: External clock 0 RW selection bit (SM2) 1: Internal clock 0: P11, P13 Port function 0 R W selection bit (SM3) 1: SCL1, SDA1 0: P12, P14 0 RW Port function 1: SCL2, SDA2 selection bit (SM4) 0: LSB first 0 R W Transfer direction selection bit (SM5) 1: MSB first Fix these bits to "0." 0 RW

Serial I/O Mode Register

Address 0213₁₆







	ource Contro		ock source control register (C	CS) [Address 0216 ₁₆]			
		В	Name	Functions	After reset	R	W
	-	0	CC mode clock selection bit (CS0)	0: Data slicer clock 1: OSC1 clock	0	R	W
	!	1, 2	OSD mode clock selection bits (CS1, CS2)	b2 b1 0: Data slicer clock 0 1: OSC1 clock 1 0: Main clock (See note 1) 1: Do not set	0	R	W
		3	EXOSD mode clock selection bit (CS3)	0: Data slicer clock 1: OSC1 clock	0	R	W
		4, 5	OSD oscillating mode selection bits (CS4, CS5)	 b5 b4 0 0: 32 kHz oscillating mode 1: Input ports P63, P64 (See note 2) 0: LC oscillating mode 1: Ceramic • quartz-crystal oscillating mode 	0	R	w
		6	Pre-divide ratio of layer 2 selection bit (CS6)	0: X 1 1: X 2	0		W
į		7	Test bit (See note 3)		0	R	W
		Note	EXOSD mode regardles 2: When selecting input po to "0." 3: Be sure to set bit 7 to "0 versions. For the emula	n clock is set as a clock in the Ciss of bits 0, 3. rts P63 and P64, set bit 7 at add " for program of the mask and th tor MCU version (M37274ERSS) the data slicer clock for software	ress 00C7 e EPROM), be sure t	16 :O S	et

Clock Source Control Register

Address 0216₁₆





SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

I/O Polarity Control F		ister Dipolarity control register (PC)	[Address 0217 ₁₆]				
	В	Name	Functions	After reset	R	W	
	0	Hsync input polarity switch bit (PC0)	0 : Positive polarity input 1 : Negative polarity input	0	R	W	
	1	Vsync input polarity switch bit (PC1)	0 : Positive polarity input 1 : Negative polarity input	0	R	W	
	2	R, G, B output polarity switch bit (PC2)	0 : Positive polarity output 1 : Negative polarity output	0	R	W	
	3	Fix this bit to "0".		0	R		
	4	OUT1 output polarity switch bit (PC4)	0 : Positive polarity output 1 : Negative polarity output	0	R	W	
	5	OUT2 output polarity switch bit (PC5)	0 : Positive polarity output 1 : Negative polarity output	0	R	W	
	6	Display dot line selection bit (PC6) (See note)	0: " at even field " at odd field 1: " at even field " at even field " at odd field	0	R	W	
	7	Field determination flag (PC7)	0 : Even field 1 : Odd field	1	R		
,	Note	: Refer to Figure 79.		-			

I/O Polarity Control Register

Address 0217₁₆

Raster Color Regis	<u>ter</u>				
b7 b6 b5 b4 b3 b2 b1 b0	1	aster color register (R0	C) [Address 021816]		
	В	Name	Functions	After reset	R W
	0	Raster color R control bit (RC0)	0 : No output 1 : Output	0	RW
	1	Raster color G control bit (RC1)	0 : No output 1 : Output	0	RW
	2	Raster color B control bit (RC2)	0 : No output 1 : Output	0	RW
	3, 4	Fix these bits to "0."		0	R —
	5	Raster color OUT1 control bit (RC5)	0 : No output 1 : Output	0	RW
	6	Raster color OUT2 control bit (RC6)	0 : No output 1 : Output	0	RW
	7	OSD interrupt source selection bit (RC7)	Interrupt occurs at end of OSD or EXOSD block display Interrupt occurs at end of CC mode block display	0	RW

Raster Color Register

Address 0218₁₆





b7 b6 b5 b4 b3 b2 b1 b0		tra font color register (EC	C) [Address 021916]		
	В	Name	Functions	After reset	RW
	0	Extra font color R control bit (EC0)	0 : No output 1 : Output	0	RW
	1	Extra font color G control bit (EC1)	0 : No output 1 : Output	0	RW
	2	Extra font color B control bit (EC2)	0 : No output 1 : Output	0	RW
	3, 4	Fix these bits to "0."		0	RW
<u> </u>	5 to		ese bits are write disable bits. ad out, the values are "0."	0	R

Extra Font Color Register


Address 0219₁₆

Border Color Register b7b6b5b4b3b2b1b0 0 0 Border color register (FC) [Address 021B₁₆] R¦W В Name **Functions** After reset 0 Border color R 0 : No output RİW 0 control bit (FC0) 1 : Output Border color G 0: No output 0 R¦W control bit (FC1) 1 : Output Border color B 0 : No output 2 RİW 0 control bit (FC2) 1 : Output 3, 4 Fix these bits to "0." 0 R W Nothing is assigned. These bits are write disable bits. 5 0 R: When these bits are read out, the values are "0." to

Border Color Register

Address 021B₁₆





SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

Window H Register 1	-	indow H register 1 ((WH1) [Address 021C16]			
	В	Name	Functions	After reset	R	W
	0 to 7	Control bits of window top boundary (WN10 to WN17) (See note 1)	Top boundary position (low-order 8 bits) TH X (setting value of low-order 2 bits of WH2 X 16 ² + setting value of high-order 4 bits of WH1 X 16 ¹ + setting value of low-order 4 bits of WH1 X 16 ⁰)		R	W
	Note	es 1: Set values exc 2: TH is cycle of 3: WH2: Window		6."		

Window L Register 1 b7 b6 b5 b4 b3 b2 b1 b0

Window L register 1 (WL1) [Address 021D16]

- 1						
	В	Name	Functions	After reset	R	W
	0 to 7	Control bits of window top boundary (WL10 to WL17) (See note 1)	Top boundary position (low-order 8 bits) TH X (setting value of low-order 2 bits of WL2 X 16 ² + setting value of high-order 4 bits of WL1 X 16 ¹ + setting value of low-order 4 bits of WL1 X 16 ⁰)	Indeterminate	R	W

Notes 1: Set values fit for the following condition: (WH1+WH2 X16²)<(WL1+WL2X 16^{2})


2: Th is cycle of HSYNC.

3: WL2: Window L register 2

Window L Register 1

Address 021D₁₆

Address 021C₁₆



Window H Register 2

Address 021E₁₆





Window L Register 2 b7 b6 b5 b4 b3 b2 b1 b0		indow L register 2 (\	WL2) [Address 021F16]			
	В	Name	Functions	After reset	R	W
\\\-\-	0, 1	Control bits of window top boundary (WL20, WL21) (See note 1)	Top boundary position (high-order 2 bits) TH X (setting value of low-order 2 bits of WL2 X 16 ² + setting value of high-order 4 bits of WL1 X 16 ¹ + setting value of low-order 4 bits of WL1 X 16 ⁰)	Indeterminate	R	W
			I. These bits are write disable bits. e read out, the values are indeterminate.	Indeterminate	R	
Ì	Note	es 1: Set values fit for 16 ²)	or the following condition: (WH1+WH2 X1	6 ²)<(WL1+W	/L2	X
		2: TH is cycle of I				

Window L Register 2
Address 021F₁₆

b7 b6 b5 b4 b3 b2 b1 b0	٦ .	ertical position regis	ter 1i (VP1i) (i = 1 to 16) [Addresses 02201	6 to 022F16]		
	В	Name	Functions	After reset	R	W
	0 to 7	Control bits of vertical display start positions (VP1i0 to VP1i7) (See note 1)	Vertical display start positions (low-order 8 bits) TH X (setting value of low-order 2 bits of VP2i X 16 ² + setting value of low-order 4 bits of VP1i X 16 ¹ + setting value of low-order 4 bits of VP1i X 16 ⁰)	Indeterminate	R	W

2: Th is cycle of HSYNC.

Vertical Position Register 1i

Addresses 022016 to 022B16

ertical Position Re	00		ster 2i (VP2i) (i = 1 to 16) [Addresses 02301	6 to 023F16]	
	B	Name	Functions	After reset	R W
	0,	1 Control bits of vertical display start positions (VP1i0, VP1i1) (See note 1)	Vertical display start positions (high-order 2 bits) TH X (setting value of low-order 2 bits of VP2i X 16 ² + setting value of low-order 4 bits of VP1i X 16 ¹ + setting value of low-order 4 bits of VP1i X 160)	Indeterminate	R W
	2 to 7		d. These bits are write disable bits. re read out, the values are indeterminate.	Indeterminate	R —

Vertical Position Register 2i

Addresses 023016 to 023B16





SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

b7 b6 b5 b4 b3 b2 b1 b0					
	R	OM correction enable r	egister (RCR) [Address 024	616]	
	В	Name	Functions	After reset	RW
	0	Block 1 enable bit (RC0)	0: Disabled 1: Enabled	0	RW
	1	Block 2 enable bit (RC1)	0: Disabled 1: Enabled	0	RW
	2, 3	Fix these bits to "0."		0	RW
	4 to	Nothing is assigned. These I these bits are read out, the v	oits are write disable bits. When values are "0."	0	R —

ROM Correction Enable Register

Address 0246₁₆



Keep safety first in your circuit designs!

Mitsubishi Electric Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.

- Notes regarrang tresse materials

 These materials are intended as a reference to assist our customers in the selection of the Mitsubishi semiconductor product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Mitsubishi Electric Corporation or a third party.

 Mitsubishi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts or circuit application examples contained in these materials.

 All information contained in these materials, including product data, diagrams and charts, represent or the contained in the contained i
- All information commands in these materials, all conducting product cards, laggrams and charts, represent information on products at the time or publication or messe materials, and are subject to change by Missionshi Electric Corporation without notice due to product improvements or other reasons. It is therefore reconneded that customers contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for the latest product information before purchasing a product listed herein.

 Mitsubishi Electric Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Electric Corporation or an authorized Mitsubishi Electric Corporation or an authorized mitsubishi Electric Corporation or an authorize
- approved destination.
- Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.

 Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for further details on these materials or the products contained therein.



REVISION DESCRIPTION LIST M37274EFSP DATA SHEET

Rev. No.	Revision Description	Rev. date
1.0	First Edition	971130