


Octal 3-State Noninverting Buffer/Line Driver/Line Receiver High-Performance Silicon-Gate CMOS

The IN74HCT244A is identical in pinout to the LS/ALS244. The device may be used as a level converter for interfacing TTL or NMOS outputs to High-Speed CMOS inputs.

The IN74HCT244A is an octal noninverting buffer/line driver/line receiver designed to be used with 3-state memory address drivers, clock drivers, and other bus-oriented systems. The device has non-inverted outputs and two active-low output enables.

- TTL/NMOS-Compatible Input Levels
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 4.5 to 5.5 V
- Low Input Current: 1.0 μ A


IN74HCT244A



ORDERING INFORMATION

IN74HCT244AN Plastic
 IN74HCT244ADW SOIC
 IN74HCT244AZ Chip
 $T_A = -55^\circ$ to 125° C for all packages

LOGIC DIAGRAM



PIN 20=V_{CC}
PIN 10=GND

PIN ASSIGNMENT

ENABLE A	1 ●	20	V _{CC}
A1	2	19	ENABLE B
YB4	3	18	YA1
A2	4	17	D4
YB3	5	16	YA2
A3	6	15	B3
YB2	7	14	YA3
A4	8	13	B2
YB1	9	12	YA4
GND	10	11	D1

FUNCTION TABLE

Inputs		Outputs
Enable A, Enable B	A,B	YA,YB
L	L	L
L	H	H
H	X	Z

X=don't care; Z=high impedance



INTEGRAL

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
V _{CC}	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
V _{IN}	DC Input Voltage (Referenced to GND)	-1.5 to V _{CC} +1.5	V
V _{OUT}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V
I _{IN}	DC Input Current, per Pin	±20	mA
I _{OUT}	DC Output Current, per Pin	±35	mA
I _{CC}	DC Supply Current, V _{CC} and GND Pins	±75	mA
P _D	Power Dissipation in Still Air, Plastic DIP ^{**} SOIC Package ^{**}	750 500	mW
T _{tsg}	Storage Temperature	-65 to +150	°C
T _L	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package)	260	°C

*Maximum Ratings are those values beyond which damage to the device may occur.

Functional operation should be restricted to the Recommended Operating Conditions.

**Derating - Plastic DIP: - 10 mW/°C from 65° to 125°C

SOIC Package: - 7 mW/°C from 65° to 125°C

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
V _{CC}	DC Supply Voltage (Referenced to GND)	4.5	5.5	V
V _{IN} , V _{OUT}	DC Input Voltage, Output Voltage (Referenced to GND)	0	V _{CC}	V
T _A	Operating Temperature, All Package Types	-55	+125	°C
t _r , t _f	Input Rise and Fall Time (Figure 1)	0	500	ns

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{IN} and V_{OUT} should be constrained to the range GND≤(V_{IN} or V_{OUT})≤V_{CC}.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.



DC ELECTRICAL CHARACTERISTICS(Voltages Referenced to GND)

Symbol	Parameter	Test Conditions	V _{CC} V	Guaranteed Limit			Unit
				25 °C to -55°C	≤85 °C	≤125 °C	
V _{IH}	Minimum High-Level Input Voltage	V _{OUT} = V _{CC} -0.1 V I _{OUT} ≤ 20 μA	4.5 5.5	2.0 2.0	2.0 2.0	2.0 2.0	V
V _{IL}	Maximum Low -Level Input Voltage	V _{OUT} =0.1 V I _{OUT} ≤ 20 μA	4.5 5.5	0.8 0.8	0.8 0.8	0.8 0.8	V
V _{OH}	Minimum High-Level Output Voltage	V _{IN} =V _{IH} I _{OUT} ≤ 20 μA	4.5 5.5	4.4 5.4	4.4 5.4	4.4 5.4	V
		V _{IN} =V _{IH} I _{OUT} ≤ 6.0 mA	4.5	3.98	3.84	3.7	
V _{OL}	Maximum Low-Level Output Voltage	V _{IN} = V _{IL} I _{OUT} ≤ 20 μA	4.5 5.5	0.1 0.1	0.1 0.1	0.1 0.1	V
		V _{IN} = V _{IL} I _{OUT} ≤ 6.0 mA	4.5	0.26	0.33	0.4	
I _{IH}	Minimum High-Level Input Leakage Current	V _{IN} =V _{CC}	5.5	0.1	1.0	1.0	μA
I _{IL}	Maximum Low-Level Input Leakage Current	V _{IN} =GND	5.5	-0.1	-1.0	-1.0	μA
I _{OZH}	Minimum High-Level Three-State Leakage Current	V _{IN(01)} =V _{IH} V _{IN(19)} =V _{IH} V _{IN} =V _{NN} (on other outputs) V _{OUT} =V _{CC}	5.5	0.5	5.0	10.0	μA
I _{OZL}	Maximum Low-Level Three-State Leakage Current	V _{IN(01)} =V _{IH} V _{IN(19)} =V _{IH} V _{IN} =V _{NN} (on other outputs) V _{OUT} =GND	5.5	-0.5	-5.0	-10.0	μA
I _{CC}	Maximum Quiescent Supply Current per Package)	V _{IL} =GND V _{IN} =V _{CC} I _{OUT} =0 μA	5.5	4.0	40	160	μA
ΔI _{CC}	Additional Quiescent Supply Current	V _{IN} =2.4 V, Any One Input V _{IN} =V _{CC} or GND, Other Inputs I _{OUT} =0 μA	5.5	≥-55°C		25°C to 125°C	
				2.9		2.4	

NOTE: Total Supply Current = I_{CC} + ΣΔI_{CC}.

AC ELECTRICAL CHARACTERISTICS ($V_{CC} = 5.0 \text{ V} \pm 10\%$, $C_L = 50 \text{ pF}$, Input $t_r = t_f = 6.0 \text{ ns}$)

Symbol	Parameter	Test Conditions	V_{CC} A	Guaranteed Limit			Unit
				25 °C to -55°C	≤85°C	≤125° C	
t_{PLH}, t_{PHL}	Maximum Propagation Delay, A to YA or B to YB (Figures 1 and 2)	$V_{CC} = 5 \text{ V} \pm 10\%$ $V_{IL} = 0 \text{ V}$ $V_{IH} = 3 \text{ V}$ $t_{LH} = t_{HL} = 6 \text{ ns}$ $C_L = 50 \text{ pF}$	5.0	20	25	30	ns
t_{PLZ}, t_{PHZ}	Maximum Propagation Delay , Output Enable to YA or YB (Figures 1 and 2)	$V_{CC} = 5 \text{ V} \pm 10\%$ $V_{IL} = 0 \text{ V}$ $V_{IH} = 3 \text{ V}$ $t_{LH} = t_{HL} = 6 \text{ ns}$ $C_L = 50 \text{ pF}$	5.0	26	33	39	ns
t_{PZL}, t_{PZH}	Maximum Propagation Delay , Output Enable to YA or YB (Figures 1 and 2)	$V_{CC} = 5 \text{ V} \pm 10\%$ $V_{IL} = 0 \text{ V}$ $V_{IH} = 3 \text{ V}$ $t_{LH} = t_{HL} = 6 \text{ ns}$ $C_L = 50 \text{ pF}$	5.0	22	28	33	ns
t_{TLH}, t_{THL}	Maximum Output Transition Time, Any Output (Figures 1 and 2)	$V_{CC} = 5 \text{ V} \pm 10\%$ $V_{IL} = 0 \text{ V}$ $V_{IH} = 3 \text{ V}$ $t_{LH} = t_{HL} = 6 \text{ ns}$ $C_L = 50 \text{ pF}$	5.0	12	15	18	ns
C_{IN}	Maximum Input Capacitance	$V_{CC} = 5 \text{ V} \pm 10\%$	5.0	10	10	10	pF
C_{OUT}	Maximum Three-State Out- put Capacitance (Output in High-Impedance State)	$V_{CC} = 5 \text{ V} \pm 10\%$	5.0	15	15	15	pF

C_{PD}	Power Dissipation Capacitance (Per Enabled Output) Used to determine the no-load dynamic power consump- tion: $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$	Typical @ 25°C, $V_{CC} = 5.0 \text{ V}$	
		55	pF




Figure 1. Switching Waveforms






Figure 2. Switching Waveforms



*Includes all probe and jig capacitance.


Figure 3. Test Circuit




*Includes all probe and jig capacitance.

Figure 4. Test Circuit

EXPANDED LOGIC DIAGRAM (1/8 of the Device)



CHIP PAD DIAGRAM IZ74HCT244A



Pad size 0.106×0.106 mm (Pad size is given as per passivation layer)

Thickness of chip 0.46 ± 0.02 mm

PAD LOCATION

Pad No	Symbol	X	Y
01	ENABLE A	0.152	0.636
02	A1	0.152	0.396
03	YB4	0.300	0.142
04	A2	0.470	0.152
05	YB3	0.868	0.132
06	A3	1.068	0.152
07	YB2	1.330	0.132
08	A4	1.709	0.142
09	YB1	1.729	0.578
10	GND	1.729	0.812
11	B1	1.699	1.149
12	YA4	1.729	1.438
13	B2	1.719	1.804
14	YA3	1.301	1.824
15	B3	1.062	1.804
16	YA2	0.758	1.824
17	B4	0.468	1.804
18	YA1	0.142	1.662
19	ENABLE B	0.152	1.489
20	Vcc	0.152	1.005

