# **Document Title**

# 32Kx8 Bit High-Speed CMOS Static RAM (3.3V Operating) Operated at Commercial and Industrial Temperature Range.

# **Revision History**

<u>Rev.No.</u>	<u>History</u>				Draft Data	<u>Remark</u>
Rev. 0.0	Initial Draft				Aug. 1. 1998	Preliminary
Rev. 1.0	Release to Final 1. Delete Prelim 2. Delete Data R 3. Relex Standb	inary Retention			Sep. 7. 1998	Final
	Item	Previous	Current	Remark		
			0.5m	Lvor		

nom	TTOTIOGO	ounon	Roman	
lsb1	0.3mA	0.5mA	L-ver.	
	0.0117	2mA	Normal	

The attached data sheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions on the parameters of this device. If you have any questions, please contact the SAMSUNG branch office near your office, call or contact Headquarters.



# 32K x 8 Bit High-Speed CMOS Static RAM (3.3V Operating)

### FEATURES


- Fast Access Time 12,15,20ns(Max.)
- Low Power Dissipation

   Standby (TTL) : 20mA(Max.) (CMOS) : 2.0mA(Max.) 0.5mA(Max.) L-ver. only
   Operating KM68V257E - 12 : 70mA(Max.) KM68V257E - 15 : 70mA(Max.) KM68V257E - 20 : 70mA(Max.)
- Single 3.3 ±0.3V Power Supply
- TTL Compatible Inputs and Outputs
- Fully Static Operation
- No Clock or Refresh required
- Three State Outputs
- Standard Pin Configuration KM68V257EJ : 28-SOJ-300
  - KM68V257EJ 28-SOJ-300 KM68V257ETG 28-TSOP1-0813, 4F

### **ORDERING INFORMATION**

KM68V257E -12/15/20	Commercial Temp.
KM68V257EI -12/15/20	Industrial Temp.


# FUNCTIONAL BLOCK DIAGRAM



# GENERAL DESCRIPTION

The KM68V257E is a 262,144-bit high-speed Static Random Access Memory organized as 32,768 words by 8 bits. The KM68V257E uses 8 common input and output lines and has an output enable pin which operates faster than address access time at read cycle. The device is fabricated using SAMSUNG's advanced CMOS process and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications. The KM68V257E is packaged in a 300mil 28-pin plastic SOJ or TSOP1 forward.

### PIN CONFIGURATION(Top View)



# **PIN FUNCTION**

Pin Name	Pin Function
A0 - A14	Address Inputs
WE	Write Enable
CS	Chip Select
ŌE	Output Enable
I/O1 ~ I/O8	Data Inputs/Outputs
Vcc	Power(+3.3V)
Vss	Ground



### **ABSOLUTE MAXIMUM RATINGS\***

Paramo	eter	Symbol	Rating	Unit
Voltage on Any Pin Relativ	ve to Vss	VIN, VOUT	-0.5 to 4.6	V
Voltage on Vcc Supply Re	lative to Vss	Vcc	-0.5 to 4.6	V
Power Dissipation		PD	1.0	W
Storage Temperature		Тѕтс	-65 to 150	°C
Operating Temperature	Commercial	TA	0 to 70	°C
	Industrial	Та	-40 to 85	°C

\* Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

# **RECOMMENDED DC OPERATING CONDITIONS**(TA=0 to 70°C)

Parameter	Symbol	Min	Тур	Мах	Unit
Supply Voltage	Vcc	3.0	3.3	3.6	V
Ground	Vss	0	0	0	V
Input High Voltage	Vін	2.0	-	Vcc+0.3**	V
Input Low Voltage	VIL	-0.3*	-	0.8	V

NOTE: The above parameters are also guaranteed at industrial temperature range.

\* VIL(Min) = -2.0(Pulse Width  $\leq 8ns$ ) for I  $\leq 20mA$ 

\*\* VIH(Max) = Vcc+2.0V(Pulse Width  $\leq$  8ns) for I  $\leq$  20mA

### **DC AND OPERATING CHARACTERISTICS**(TA=0 to 70°C,Vcc=3.3±0.3V, unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Max	Unit	
Input Leakage Current	lu	VIN = VSS to VCC		-2	2	μΑ
Output Leakage Current	Ilo	CS=VIH or OE=VIH or WE=VIL       VOUT = Vss to Vcc	-2	2	μΑ	
Operating Current	Icc	Min. Cycle, 100% Duty	12ns	-	70	mA
		$\overline{CS}$ =VIL, VIN = VIH or VIL, IOUT=0mA	15ns	-	70	
			20ns		70	
Standby Current	lsв	Min. Cycle, CS=VIH		-	20	mA
	ISB1	sвı f=0MHz, <del>CS</del> ≥Vcc-0.2V,	Normal	-	2	mA
		VIN≥Vcc-0.2V or VIN≤0.2V	L-ver	-	0.5	
Output Low Voltage Level	Vol	IoL=8mA		-	0.4	V
Output High Voltage Level	Voн	Iон=-4mA	2.4	-	V	

NOTE: The above parameters are also guaranteed at industrial temperature range.

# CAPACITANCE\*(TA=25°C, f=1.0MHz)

Item	Symbol	Test Conditions	MIN	Max	Unit
Input/Output Capacitance	Cı/o	VI/O=0V	-	8	pF
Input Capacitance	CIN	VIN=0V	-	7	pF

\* NOTE : Capacitance is sampled and not 100% tested.




# AC CHARACTERISTICS(TA=0 to 70°C, Vcc=3.3±0.3V, unless otherwise noted.) TEST CONDITIONS


Parameter	Value		
Input Pulse Levels	0V to 3V		
Input Rise and Fall Times	3ns		
Input and Output timing Reference Levels	1.5V		
Output Loads	See below		

NOTE : The above test conditions are also applied at industrial temperature range.

Output Loads(A)

Output Loads(B) for tHz, tLz, tWHz, tOW, tOLz & tOHz





\* Capacitive Load consists of all components of the test environment.

\* Including Scope and Jig Capacitance

#### **READ CYCLE**

Denemerator	Querra ha a l	KM68V	257E-12	KM68V257E-15		KM68V257E-20		l la it
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit
Read Cycle Time	tRC	12	-	15	-	20	-	ns
Address Access Time	taa	-	12	-	15	-	20	ns
Chip Select to Output	tco	-	12	-	15	-	20	ns
Output Enable to Valid Output	tOE	-	6	-	7	-	8	ns
Chip Enable to Low-Z Output	tLZ	3	-	3	-	3	-	ns
Output Enable to Low-Z Output	tolz	0	-	0	-	0	-	ns
Chip Disable to High-Z Output	tHZ	0	6	0	7	0	8	ns
Output Disable to High-Z Output	tohz	0	6	0	7	0	8	ns
Output Hold from Address Change	tон	3	-	3	-	3	-	ns
Chip Selection to Power Up Time	tPU	0	-	0	-	0	-	ns
Chip Selection to Power DownTime	tPD	-	12	-	15	-	20	ns

NOTE : The above parameters are also guaranteed at industrial temperature range.




### WRITE CYCLE

Parameter	Symbol	KM68V	257E-12	KM68V257E-15		KM68V257E-20		Unit
Farameter	Symbol	Min	Max	Min	Max	Min	Max	Unit
Write Cycle Time	twc	12	-	15	-	20	-	ns
Chip Select to End of Write	tcw	8	-	9	-	10	-	ns
Address Setup Time	tas	0	-	0	-	0	-	ns
Address Valid to End of Write	taw	8	-	9	-	10	-	ns
Write Pulse Width(OE High)	tWP	8	-	9	-	10	-	ns
Write Pulse Width(OE Low)	tWP1	12	-	15	-	20	-	ns
Write Recovery Time	twR	0	-	0	-	0	-	ns
Write to Output High-Z	twnz	0	6	0	7	0	8	ns
Data to Write Time Overlap	tDW	6	-	7	-	8	-	ns
Data Hold from Write Time	tDH	0	-	0	-	0	-	ns
End Write to Output Low-Z	tow	0	-	0	-	0	-	ns


NOTE : The above parameters are also guaranteed at industrial temperature range.

### TIMMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled,  $\overline{CS}=\overline{OE}=VIL, \overline{WE}=VIH$ )



### TIMING WAVEFORM OF READ CYCLE(2) (WE=VIH)







### NOTES(READ CYCLE)

- 1.  $\overline{\text{WE}}\,$  is high for read cycle.
- 2. All read cycle timing is referenced from the last valid address to the first transition address.
- 3. tHz and toHz are defined as the time at which the outputs achieve the open circuit condition and are not referenced to VOH or VOL levels.
- 4. At any given temperature and voltage condition, tHz(Max.) is less than tLz(Min.) both for a given device and from device to device.
- 5. Transition is measured ±200mV from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
- 6. Device is continuously selected with CS=VIL.
- 7. Address valid prior to coincident with  $\overline{CS}$  transition low.
- 8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.

### TIMING WAVEFORM OF WRITE CYCLE(1) (OE = Clock)




### TIMING WAVEFORM OF WRITE CYCLE(2) (DE=Low Fixed)





### TIMING WAVEFORM OF WRITE CYCLE(3) (CS = Controlled)



### NOTES(WRITE CYCLE)

- 1. All write cycle timing is referenced from the last valid address to the first transition address. 2. A write occurs during the overlap of a low CS and WE. A write begins at the latest transition CS going low and WE going low; A write ends at the earliest transition CS going high or WE going high. twp is measured from the beginning of write to the end of write.
- 3. tcw is measured from the later of  $\overline{CS}$  going low to end of write.
- 4. tas is measured from the address valid to the beginning of write.
- 5. twr is measured from the end of write to the address change. twr applied in case a write ends as  $\overline{CS}$  or  $\overline{WE}$  going high.
- 6. If OE, CS and WE are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
- 7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
- 8. If CS goes low simultaneously with WE going or after WE going low, the outputs remain high impedance state.
- 9. Dout is the read data of the new address.
- 10. When TS is low : I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

### FUNCTIONAL DESCRIPTION

CS	WE	OE	Mode I/O Pin		Supply Current
н	Х	Х*	Not Select	High-Z	ISB, ISB1
L	Н	Н	Output Disable	High-Z	lcc
L	н	L	Read	Dout	lcc
L	L	Х	Write	DIN	lcc


\* NOTE : X means Don't Care.



# PACKAGE DIMENSIONS

28-SOJ-300

Units:millimeters/Inches



### 28-TSOP1-0813.4F

Units:millimeters/Inches

