

## FDS5672

# N-Channel PowerTrench® MOSFET

60V, 12A, 10mΩ

### Features



- $r_{DS(ON)} = 10m\Omega$ ,  $V_{GS} = 10V$ ,  $I_D = 12A$
- $r_{DS(ON)} = 14m\Omega$ ,  $V_{GS} = 6V$ ,  $I_D = 10A$
- High performance trench technology for extremely low  $r_{DS(ON)}$
- Low gate charge
- High power and current handling capability

### Applications

- DC/DC converters

### General Description

This N-Channel MOSFET has been designed specifically to improve the overall efficiency of DC/DC converters using either synchronous or conventional switching PWM controllers. It has been optimized for low gate charge, low  $r_{DS(ON)}$  and fast switching speed.



### MOSFET Maximum Ratings $T_C = 25^\circ\text{C}$ unless otherwise noted

Symbol	Parameter	Ratings	Units
$V_{DSS}$	Drain to Source Voltage	60	V
$V_{GS}$	Gate to Source Voltage	$\pm 20$	V
$I_D$	Drain Current		
	Continuous ( $T_C = 25^\circ\text{C}$ , $V_{GS} = 10\text{V}$ , $R_{\theta JA} = 50^\circ\text{C/W}$ )	12	A
	Continuous ( $T_C = 25^\circ\text{C}$ , $V_{GS} = 6\text{V}$ , $R_{\theta JA} = 50^\circ\text{C/W}$ )	10	
	Pulsed	Figure 4	A
$E_{AS}$	Single Pulse Avalanche Energy (Note 1)	245	mJ
$P_D$	Power dissipation	2.5	W
	Derate above $25^\circ\text{C}$	20	mW/ $^\circ\text{C}$
$T_J, T_{STG}$	Operating and Storage Temperature	-55 to 150	$^\circ\text{C}$

### Thermal Characteristics

$R_{\theta JC}$	Thermal Resistance Junction to Case (Note 2)	25	$^\circ\text{C/W}$
$R_{\theta JA}$	Thermal Resistance Junction to Ambient at 10 seconds (Note 3)	50	$^\circ\text{C/W}$
$R_{\theta JA}$	Thermal Resistance Junction to Ambient at 1000 seconds (Note 3)	85	$^\circ\text{C/W}$

### Package Marking and Ordering Information

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
FDS5672	FDS5672	SO-8	330mm	12mm	2500 units

### Electrical Characteristics $T_C = 25^\circ\text{C}$ unless otherwise noted

Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
--------	-----------	-----------------	-----	-----	-----	-------

#### Off Characteristics

$B_{VDSS}$	Drain to Source Breakdown Voltage	$I_D = 250\mu\text{A}$ , $V_{GS} = 0\text{V}$	60	-	-	V
$I_{DSS}$	Zero Gate Voltage Drain Current	$V_{DS} = 50\text{V}$ $V_{GS} = 0\text{V}$	-	-	1	$\mu\text{A}$
		$T_C = 150^\circ\text{C}$	-	-	250	
$I_{GSS}$	Gate to Source Leakage Current	$V_{GS} = \pm 20\text{V}$	-	-	$\pm 100$	nA

#### On Characteristics

$V_{GS(TH)}$	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}$ , $I_D = 250\mu\text{A}$	2	-	4	V
$r_{DS(ON)}$	Drain to Source On Resistance	$I_D = 12\text{A}$ , $V_{GS} = 10\text{V}$	-	0.0088	0.010	$\Omega$
		$I_D = 10\text{A}$ , $V_{GS} = 6\text{V}$ ,	-	0.012	0.014	
		$I_D = 12\text{A}$ , $V_{GS} = 10\text{V}$ , $T_C = 150^\circ\text{C}$	-	0.016	0.023	

#### Dynamic Characteristics

$C_{ISS}$	Input Capacitance	$V_{DS} = 25\text{V}$ , $V_{GS} = 0\text{V}$ , $f = 1\text{MHz}$	-	2200	-	pF
$C_{OSS}$	Output Capacitance		-	410	-	pF
$C_{RSS}$	Reverse Transfer Capacitance		-	130	-	pF
$R_G$	Gate Resistance	$V_{GS} = 0.5\text{V}$ , $f = 1\text{MHz}$	-	1.4	-	$\Omega$
$Q_{g(TOT)}$	Total Gate Charge at 10V	$V_{GS} = 0\text{V}$ to 10V	-	34	45	nC
$Q_{g(TH)}$	Threshold Gate Charge	$V_{GS} = 0\text{V}$ to 2V	-	4.2	5.5	nC
$Q_{gs}$	Gate to Source Gate Charge	$V_{DD} = 30\text{V}$ $I_D = 12\text{A}$ $I_g = 1.0\text{mA}$	-	9.4	-	nC
$Q_{gs2}$	Gate Charge Threshold to Plateau		-	5.2	-	nC
$Q_{gd}$	Gate to Drain "Miller" Charge		-	9.3	-	nC

**Resistive Switching Characteristics** ( $V_{GS} = 10V$ )

$t_{ON}$	Turn-On Time	$V_{DD} = 30V, I_D = 12A$ $V_{GS} = 10V, R_{GS} = 9.1\Omega$	-	-	50	ns
$t_{d(ON)}$	Turn-On Delay Time		-	13	-	ns
$t_r$	Rise Time		-	20	-	ns
$t_{d(OFF)}$	Turn-Off Delay Time		-	35	-	ns
$t_f$	Fall Time		-	14	-	ns
$t_{OFF}$	Turn-Off Time		-	-	64	ns


**Drain-Source Diode Characteristics**

$V_{SD}$	Source to Drain Diode Voltage	$I_{SD} = 12A$	-	-	1.25	V
		$I_{SD} = 6A$	-	-	1.0	V
$t_{rr}$	Reverse Recovery Time	$I_{SD}=12A, dI_{SD}/dt = 100A/\mu s$	-	-	39	ns
$Q_{RR}$	Reverse Recovered Charge	$I_{SD}=12A, dI_{SD}/dt = 100A/\mu s$	-	-	40	nC


**Notes:**

- 1: Starting  $T_J = 25^\circ C, L = 1mH, I_{AS} = 22A, V_{DD} = 60V, V_{GS} = 10V$ .
- 2:  $R_{\theta JA}$  is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins.  $R_{\theta JC}$  is guaranteed by design while  $R_{\theta JA}$  is determined by the user's board design.
- 3:  $R_{\theta JA}$  is measured with 1.0 in<sup>2</sup> copper on FR-4 board.


**Typical Characteristics**  $T_C = 25^\circ\text{C}$  unless otherwise noted




**Figure 1. Normalized Power Dissipation vs Ambient Temperature**



**Figure 2. Maximum Continuous Drain Current vs Ambient Temperature**




**Figure 3. Normalized Maximum Transient Thermal Impedance**




**Figure 4. Peak Current Capability**


**Typical Characteristics**  $T_C = 25^\circ\text{C}$  unless otherwise noted




**Figure 5. Forward Bias Safe Operating Area**




NOTE: Refer to Fairchild Application Notes AN7514 and AN7515  
**Figure 6. Unclamped Inductive Switching Capability**




**Figure 7. Transfer Characteristics**



**Figure 8. Saturation Characteristics**




**Figure 9. Drain to Source On Resistance vs Drain Current**




**Figure 10. Normalized Drain to Source On Resistance vs Junction Temperature**


**Typical Characteristics**  $T_C = 25^\circ\text{C}$  unless otherwise noted




**Figure 11. Normalized Gate Threshold Voltage vs Junction Temperature**



**Figure 12. Normalized Drain to Source Breakdown Voltage vs Junction Temperature**



**Figure 13. Capacitance vs Drain to Source Voltage**



**Figure 14. Gate Charge Waveforms for Constant Gate Currents**

### Test Circuits and Waveforms




Figure 15. Unclamped Energy Test Circuit




Figure 16. Unclamped Energy Waveforms




Figure 17. Gate Charge Test Circuit




Figure 18. Gate Charge Waveforms




Figure 19. Switching Time Test Circuit




Figure 20. Switching Time Waveforms

### Thermal Resistance vs. Mounting Pad Area

The maximum rated junction temperature,  $T_{JM}$ , and the thermal resistance of the heat dissipating path determines the maximum allowable device power dissipation,  $P_{DM}$ , in an application. Therefore the application's ambient temperature,  $T_A$  ( $^{\circ}C$ ), and thermal resistance  $R_{\theta JA}$  ( $^{\circ}C/W$ ) must be reviewed to ensure that  $T_{JM}$  is never exceeded. Equation 1 mathematically represents the relationship and serves as the basis for establishing the rating of the part.

$$P_{DM} = \frac{(T_{JM} - T_A)}{R_{\theta JA}} \quad (\text{EQ. 1})$$

In using surface mount devices such as the SO8 package, the environment in which it is applied will have a significant influence on the part's current and maximum power dissipation ratings. Precise determination of  $P_{DM}$  is complex and influenced by many factors:

1. Mounting pad area onto which the device is attached and whether there is copper on one side or both sides of the board.
2. The number of copper layers and the thickness of the board.
3. The use of external heat sinks.
4. The use of thermal vias.
5. Air flow and board orientation.
6. For non steady state applications, the pulse width, the duty cycle and the transient thermal response of the part, the board and the environment they are in.

Fairchild provides thermal information to assist the designer's preliminary application evaluation. Figure 21 defines the  $R_{\theta JA}$  for the device as a function of the top copper (component side) area. This is for a horizontally positioned FR-4 board with 1oz copper after 1000 seconds of steady state power with no air flow. This graph provides the necessary information for calculation of the steady state junction temperature or power dissipation. Pulse applications can be evaluated using the Fairchild device Spice thermal model or manually utilizing the normalized

maximum transient thermal impedance curve.

Thermal resistances corresponding to other copper areas can be obtained from Figure 21 or by calculation using Equation 2. The area, in square inches is the top copper area including the gate and source pads.

$$R_{\theta JA} = 64 + \frac{26}{0.23 + \text{Area}} \quad (\text{EQ. 2})$$

The transient thermal impedance ( $Z_{\theta JA}$ ) is also effected by varied top copper board area. Figure 22 shows the effect of copper pad area on single pulse transient thermal impedance. Each trace represents a copper pad area in square inches corresponding to the descending list in the graph. Spice and SABER thermal models are provided for each of the listed pad areas.

Copper pad area has no perceivable effect on transient thermal impedance for pulse widths less than 100ms. For pulse widths less than 100ms the transient thermal impedance is determined by the die and package. Therefore, C THERM1 through C THERM5 and R THERM1 through R THERM5 remain constant for each of the thermal models. A listing of the model component values is available in Table 1.




Figure 21. Thermal Resistance vs Mounting Pad Area




Figure 22. Thermal Impedance vs Mounting Pad Area





### SABER Electrical Model

REV June 2005  
 ttemplate FDS5672 n2,n1,n3  
 electrical n2,n1,n3

```
{
var i iscl
dp..model dbodymod = (isl=4.5e-12,rs=4.7e-3,trs1=1.5e-3,trs2=2e-5,cjo=1.6e-9,m=0.55,tt=1.8e-8,xti=3.0)
dp..model dbreakmod = (rs=2.5,trs1=1e-4,trs2=1e-6)
dp..model dplcapmod = (cjo=6.0e-10,isl=10.0e-30,nl=10,m=0.45)
m..model mmedmod = (type=_n,vto=3.35,kp=4,is=1e-30,tox=1)
m..model mstrongmod = (type=_n,vto=3.93,kp=50,is=1e-30,tox=1)
m..model mweakmod = (type=_n,vto=2.82,kp=0.04,is=1e-30,tox=1,rs=0.1)
sw_vcsp..model s1amod = (ron=1e-5,roff=0.1,von=-4.0,voff=-2.0)
sw_vcsp..model s1bmod = (ron=1e-5,roff=0.1,von=-2.0,voff=-4.0)
sw_vcsp..model s2amod = (ron=1e-5,roff=0.1,von=-0.5,voff=0)
sw_vcsp..model s2bmod = (ron=1e-5,roff=0.1,von=0,voff=-0.5)
c.ca n12 n8 = 7e-10
c.cb n15 n14 = 7e-10
c.cin n6 n8 = 2.2e-9
```

```
dp.dbody n7 n5 = model=dbodymod
dp.dbreak n5 n11 = model=dbreakmod
dp.dplcap n10 n5 = model=dplcapmod
```

```
spe.ebreak n11 n7 n17 n18 = 67
spe.eds n14 n8 n5 n8 = 1
spe.egs n13 n8 n6 n8 = 1
spe.esg n6 n10 n6 n8 = 1
spe.evthres n6 n21 n19 n8 = 1
spe.evtemp n20 n6 n18 n22 = 1
```

```
i.it n8 n17 = 1
```

```
l.lgate n1 n9 = 1.23e-9
l.ldrain n2 n5 = 1.0e-9
l.lsource n3 n7 = 0.18e-9
```


```
res.rlgate n1 n9 = 12.3
res.rldrain n2 n5 = 10
res.rlsource n3 n7 = 1.8
```

```
m.mmed n16 n6 n8 n8 = model=mmedmod, l=1u, w=1u
m.mstrong n16 n6 n8 n8 = model=mstrongmod, l=1u, w=1u
m.mweak n16 n21 n8 n8 = model=mweakmod, l=1u, w=1u
```

```
res.rbreak n17 n18 = 1, tc1=7e-4,tc2=-1.3e-7
res.rdrain n5 n16 = 1e-3, tc1=1e-4,tc2=1e-5
res.rgate n9 n20 = 1.4
res.rslc1 n5 n51 = 1e-6, tc1=1e-2,tc2=1e-7
res.rslc2 n5 n50 = 1e3
res.rsource n8 n7 = 3.2e-3, tc1=1e-2,tc2=1e-6
res.rvthres n22 n8 = 1, tc1=-3.9e-3,tc2=-1.4e-5
res.rvtemp n18 n19 = 1, tc1=-4e-3,tc2=2e-7
sw_vcsp.s1a n6 n12 n13 n8 = model=s1amod
sw_vcsp.s1b n13 n12 n13 n8 = model=s1bmod
sw_vcsp.s2a n6 n15 n14 n13 = model=s2amod
sw_vcsp.s2b n13 n15 n14 n13 = model=s2bmod
```

```
v.vbat n22 n19 = dc=1
```

```
equations {
i (n51->n50) +=iscl
iscl: v(n51,n50) = (((v(n5,n51))/(1e-9+abs(v(n5,n51)))))*((abs(v(n5,n51))*1e6/250)** 2.5))
}
}
```



**SPICE Thermal Model**

REV June 2005  
 FDS5672\_JA Junction Ambient  
 Copper Area = 1sq.in

CTHERM1 TH 8 2e-3  
 CTHERM2 8 7 5e-3  
 CTHERM3 7 6 1e-2  
 CTHERM4 6 5 4e-2  
 CTHERM5 5 4 9e-2  
 CTHERM6 4 3 2e-1  
 CTHERM7 3 2 1  
 CTHERM8 2 TL 3


RTHERM1 TH 8 1e-1  
 RTHERM2 8 7 5e-1  
 RTHERM3 7 6 1  
 RTHERM4 6 5 5  
 RTHERM5 5 4 8  
 RTHERM6 4 3 12  
 RTHERM7 3 2 18  
 RTHERM8 2 TL 25

**SABER Thermal Model**

SABER thermal model FDS5672  
 Copper Area = 1sq.in  
 template thermal\_model th tl  
 thermal\_c th, tl

```
{
ctherm.ctherm1 th 8 =2e-3
ctherm.ctherm2 8 7 =5e-3
ctherm.ctherm3 7 6 =1e-2
ctherm.ctherm4 6 5 =4e-2
ctherm.ctherm5 5 4 =9e-2
ctherm.ctherm6 4 3 =2e-1
ctherm.ctherm7 3 2 =1
ctherm.ctherm8 2 tl =3

rrtherm.rtherm1 th 8 =1e-1
rtherm.rtherm2 8 7 =5e-1
rtherm.rtherm3 7 6 =1
rtherm.rtherm4 6 5 =5
rtherm.rtherm5 5 4 =8
rtherm.rtherm6 4 3 =12
rtherm.rtherm7 3 2 =18
rtherm.rtherm8 2 tl =25
}
```



**TABLE 1. THERMAL MODELS**

COMPONANT	0.04 in <sup>2</sup>	0.28 in <sup>2</sup>	0.52 in <sup>2</sup>	0.76 in <sup>2</sup>	1.0 in <sup>2</sup>
CTHERM6	1.2e-1	1.5e-1	2.0e-1	2.0e-1	2.0e-1
CTHERM7	0.5	1.0	1.0	1.0	1.0
CTHERM8	1.3	2.8	3.0	3.0	3.0
RTHERM6	26	20	15	13	12
RTHERM7	39	24	21	19	18
RTHERM8	55	38.7	31.3	29.7	25

## TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™	FACT Quiet Series™	ImpliedDisconnect™	POP™	Stealth™
ActiveArray™	FAST®	IntelliMAX™	Power247™	SuperFET™
Bottomless™	FASTr™	ISOPLANAR™	PowerEdge™	SuperSOT™-3
CoolFET™	FPST™	LittleFET™	PowerSaver™	SuperSOT™-6
CROSSVOLT™	FRFET™	MICROCOUPLER™	PowerTrench®	SuperSOT™-8
DOVE™	GlobalOptoisolator™	MicroFET™	QFET®	SyncFET™
EcoSPARK™	GTO™	MicroPak™	QS™	TinyLogic®
E <sup>2</sup> CMOS™	HiSeC™	MICROWIRE™	QT Optoelectronics™	TINYOPTO™
EnSigna™	I <sup>2</sup> C™	MSX™	Quiet Series™	TruTranslation™
FACT™	<i>i-Lo</i> ™	MSXPro™	RapidConfigure™	UHC™
		OCX™	RapidConnect™	UltraFET®
Across the board. Around the world.™		OCXPro™	µSerDes™	UniFET™
The Power Franchise®		OPTOLOGIC®	SILENT SWITCHER®	VCX™
Programmable Active Droop™		OPTOPLANAR™	SMART START™	
		PACMAN™	SPM™	

## DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

## LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

## PRODUCT STATUS DEFINITIONS

### Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.