



POWER MOS 7® FREDFET

Power MOS 7® is a new generation of low loss, high voltage, N-Channel enhancement mode power MOSFETS. Both conduction and switching losses are addressed with Power MOS 7® by significantly lowering $R_{DS(ON)}$ and Q_g . Power MOS 7® combines lower conduction and switching losses along with exceptionally fast switching speeds inherent with APT's patented metal gate structure.



- Lower Input Capacitance
- Lower Miller Capacitance
- Lower Gate Charge, Q_g
- Increased Power Dissipation
- Easier To Drive
- TO-247 or Surface Mount D³PAK Package
- **FAST RECOVERY BODY DIODE**



MAXIMUM RATINGS

 All Ratings: $T_C = 25^\circ\text{C}$ unless otherwise specified.

| Symbol | Parameter | APT1003RBFL_SFL | UNIT |
|----------------|--|-----------------|------------------|
| V_{DSS} | Drain-Source Voltage | 1000 | Volts |
| I_D | Continuous Drain Current @ $T_C = 25^\circ\text{C}$ | 4 | Amps |
| I_{DM} | Pulsed Drain Current ^① | 16 | |
| V_{GS} | Gate-Source Voltage Continuous | ± 30 | Volts |
| V_{GSM} | Gate-Source Voltage Transient | ± 40 | |
| P_D | Total Power Dissipation @ $T_C = 25^\circ\text{C}$ | 139 | Watts |
| | Linear Derating Factor | 1.11 | |
| T_J, T_{STG} | Operating and Storage Junction Temperature Range | -55 to 150 | $^\circ\text{C}$ |
| T_L | Lead Temperature: 0.063" from Case for 10 Sec. | 300 | |
| I_{AR} | Avalanche Current ^① (Repetitive and Non-Repetitive) | 4 | Amps |
| E_{AR} | Repetitive Avalanche Energy ^① | 10 | mJ |
| E_{AS} | Single Pulse Avalanche Energy ^④ | 425 | |

STATIC ELECTRICAL CHARACTERISTICS

| Symbol | Characteristic / Test Conditions | MIN | TYP | MAX | UNIT |
|--------------|---|------|-----|-----------|---------|
| BV_{DSS} | Drain-Source Breakdown Voltage ($V_{GS} = 0V, I_D = 250\mu A$) | 1000 | | | Volts |
| $R_{DS(on)}$ | Drain-Source On-State Resistance ^② ($V_{GS} = 10V, 2A$) | | | 3.00 | Ohms |
| I_{DSS} | Zero Gate Voltage Drain Current ($V_{DS} = 1000V, V_{GS} = 0V$) | | | 250 | μA |
| | Zero Gate Voltage Drain Current ($V_{DS} = 800V, V_{GS} = 0V, T_C = 125^\circ\text{C}$) | | | 1000 | |
| I_{GSS} | Gate-Source Leakage Current ($V_{GS} = \pm 30V, V_{DS} = 0V$) | | | ± 100 | nA |
| $V_{GS(th)}$ | Gate Threshold Voltage ($V_{DS} = V_{GS}, I_D = 1mA$) | 3 | | 5 | Volts |


CAUTION: These Devices are Sensitive to Electrostatic Discharge. Proper Handling Procedures Should Be Followed.

 APT Website - <http://www.advancedpower.com>

DYNAMIC CHARACTERISTICS

APT1003RBFL SFL

| Symbol | Characteristic | Test Conditions | MIN | TYP | MAX | UNIT |
|--------------|------------------------------|---|-----|-----|-----|---------|
| C_{iss} | Input Capacitance | $V_{GS} = 0V$ $V_{DS} = 25V$ $f = 1 \text{ MHz}$ | | 694 | | pF |
| C_{oss} | Output Capacitance | | | 135 | | |
| C_{rss} | Reverse Transfer Capacitance | | | 25 | | |
| Q_g | Total Gate Charge ③ | $V_{GS} = 10V$ $V_{DD} = 500V$ $I_D = 4A @ 25^\circ C$ | | 34 | | nC |
| Q_{gs} | Gate-Source Charge | | | 5 | | |
| Q_{gd} | Gate-Drain ("Miller") Charge | | | 22 | | |
| $t_{d(on)}$ | Turn-on Delay Time | RESISTIVE SWITCHING $V_{GS} = 15V$ $V_{DD} = 500V$ $I_D = 4A @ 25^\circ C$ $R_G = 1.6\Omega$ | | 8 | | ns |
| t_r | Rise Time | | | 4 | | |
| $t_{d(off)}$ | Turn-off Delay Time | | | 25 | | |
| t_f | Fall Time | | | 10 | | |
| E_{on} | Turn-on Switching Energy ⑥ | INDUCTIVE SWITCHING @ 25°C $V_{DD} = 667V, V_{GS} = 15V$ $I_D = 4A, R_G = 5\Omega$ | | 13 | | μJ |
| E_{off} | Turn-off Switching Energy | | | 42 | | |
| E_{on} | Turn-on Switching Energy ⑥ | INDUCTIVE SWITCHING @ 125°C $V_{DD} = 667V, V_{GS} = 15V$ $I_D = 4A, R_G = 5\Omega$ | | 40 | | |
| E_{off} | Turn-off Switching Energy | | | 48 | | |

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

| Symbol | Characteristic / Test Conditions | MIN | TYP | MAX | UNIT |
|-----------|--|---------------------|-----|------|---------|
| I_S | Continuous Source Current (Body Diode) | | | 4 | Amps |
| I_{SM} | Pulsed Source Current ① (Body Diode) | | | 16 | Amps |
| V_{SD} | Diode Forward Voltage ② ($V_{GS} = 0V, I_S = -4A$) | | | 1.3 | Volts |
| dv/dt | Peak Diode Recovery dv/dt ⑤ | | | 18 | V/ns |
| t_{rr} | Reverse Recovery Time ($I_S = -4A, di/dt = 100A/\mu s$) | $T_j = 25^\circ C$ | | 250 | ns |
| | | $T_j = 125^\circ C$ | | 515 | |
| Q_{rr} | Reverse Recovery Charge ($I_S = -4A, di/dt = 100A/\mu s$) | $T_j = 25^\circ C$ | | 0.50 | μC |
| | | $T_j = 125^\circ C$ | | 1.1 | |
| I_{RRM} | Peak Recovery Current ($I_S = -4A, di/dt = 100A/\mu s$) | $T_j = 25^\circ C$ | | 8.3 | Amps |
| | | $T_j = 125^\circ C$ | | 11.5 | |

THERMAL CHARACTERISTICS

| Symbol | Characteristic | MIN | TYP | MAX | UNIT |
|-----------------|---------------------|-----|-----|------|--------------|
| $R_{\theta JC}$ | Junction to Case | | | 0.90 | $^\circ C/W$ |
| $R_{\theta JA}$ | Junction to Ambient | | | 40 | |

① Repetitive Rating: Pulse width limited by maximum junction temperature

② Pulse Test: Pulse width < 380 μs , Duty Cycle < 2%

③ See MIL-STD-750 Method 3471

④ Starting $T_j = +25^\circ C$, $L = 53.13mH$, $R_G = 25\Omega$, Peak $I_L = 4A$

⑤ dv/dt numbers reflect the limitations of the test circuit rather than the device itself. $I_S \leq -I_D 4A$ $di/dt \leq 700A/\mu s$ $V_R \leq V_{DSS} V$ $T_j \leq 150^\circ C$

⑥ E_{on} includes diode reverse recovery. See figures 18, 20.

APT Reserves the right to change, without notice, the specifications and information contained herein.




FIGURE 1, MAXIMUM EFFECTIVE TRANSIENT THERMAL IMPEDANCE, JUNCTION-TO-CASE vs PULSE DURATION

Typical Performance Curves

APT1003RBFL SFL




FIGURE 2, TRANSIENT THERMAL IMPEDANCE MODEL




FIGURE 4, TRANSFER CHARACTERISTICS




FIGURE 6, MAXIMUM DRAIN CURRENT vs CASE TEMPERATURE




FIGURE 8, ON-RESISTANCE vs. TEMPERATURE




FIGURE 3, LOW VOLTAGE OUTPUT CHARACTERISTICS




FIGURE 5, $R_{DS}(ON)$ vs DRAIN CURRENT




FIGURE 7, BREAKDOWN VOLTAGE vs TEMPERATURE




FIGURE 9, THRESHOLD VOLTAGE vs TEMPERATURE




FIGURE 10, MAXIMUM SAFE OPERATING AREA




FIGURE 11, CAPACITANCE vs DRAIN-TO-SOURCE VOLTAGE




FIGURE 12, GATE CHARGES vs GATE-TO-SOURCE VOLTAGE




FIGURE 13, SOURCE-DRAIN DIODE FORWARD VOLTAGE




FIGURE 14, DELAY TIMES vs CURRENT




FIGURE 15, RISE AND FALL TIMES vs CURRENT




FIGURE 16, SWITCHING ENERGY vs CURRENT




FIGURE 17, SWITCHING ENERGY vs. GATE RESISTANCE




Figure 18, Turn-on Switching Waveforms and Definitions




Figure 19, Turn-off Switching Waveforms and Definitions






Figure 20, Inductive Switching Test Circuit

TO-247 Package Outline



D³PAK Package Outline



APT's products are covered by one or more of U.S. patents 4,895,810 5,045,903 5,089,434 5,182,234 5,019,522

5,262,336 6,503,786 5,256,583 4,748,103 5,283,202 5,231,474 5,434,095 5,528,058 and foreign patents. US and Foreign patents pending. All Rights Reserved.