High-Performance 8-Bit Single Chip Microcontroller

SAB 80515/80535

Preliminary

SAB 80515 Microcontroller with factory mask-programmable ROM

SAB 80535 Microcontroller for external ROM


- 8 K × 8 ROM (SAB 80C515 only)
- 256 x 8 RAM
- Six 8-bit I/O ports, one 8-bit input port for analog signals
- Three 16-bit timer/counters
- Highly flexible reload, capture, compare capabilities
- Full-duplex serial channel
- Twelve interrupt vectors, four priority levels
- 8-bit A/D converter with 8 multiplexed inputs and programmable internal reference voltages
- 16-bit watchdog timer
- V_{PD} provides standby current for 40 bytes of RAM
- Boolean processo
- 256-bit-addressable locations
- Most instructions execute in 1 μs (750 ns)
- 4 μs (3 μs) multiply and divide
- External memory expandable up to 128 Kbytes
- Backwardly compatible with SAB 8051
- Two temperature ranges available: 0 to 70 °C

 - 40 to 85 °C (T40/85)

The SAB 80515/80535 is a powerful member of the Siemens SAB 8051 family of 8-bit microcontrollers. It is fabricated in + 5 V N-channel, silicon-gate Siemens MYMOS technology. The SAB 80515/80535 is a stand-alone, high-performance single-chip microcontroller based on the SAB 8051 architecture. While maintaining all the SAB 8051 operating characteristics, the SAB 80515/80535 incorporates several enhancements which significantly increase design flexibility and overall system performance.

The SAB 80535 is identical with the SAB 80515 except that it lacks the on-chip program memory. The SAB 80515/80535 is supplied in a 68-pin plastic leaded chip carrier package (P-LCC-68).


301




Ordering Information

Туре	Ordering code	Package	Description 8-bit CMOS microcontroller
SAB 80515-N	Q 67120-C211	P-LCC-68	with mask-programmable ROM
SAB 80535-N	Q 67120-C241	P-LCC-68	for external memory
SAB 80515-N-T40/85	Q 67120-C210	P-LCC-68	with mask-programmable ROM
SAB 80535-N-40/85	Q 67120-C240	P-LCC-68	for external memory

Note: Extended temperature range - 40 to 110 °C on request



Logic Symbol



Pin Configuration (P-LCC-68)

Semiconductor Group

Pin Definitions and Functions

Symbol	Pin	Input (I) Output (O)	Function
P4.0-P4.7	1-3, 5-9	1/0	Port 4 is an 8-bit quasi-bidirectional I/O port . Port 4 can sink/source 4 LS-TTL loads.
V_{PD}	4	I	Power down supply. If $V_{\rm PD}$ is held within its specs while $V_{\rm CC}$ drops below specs, $V_{\rm PD}$ will provide standby power to 40 byte of the internal RAM. When $V_{\rm PD}$ is low, the RAM's current is drawn from $V_{\rm CC}$.
RESET	10	I	A low level on this pin for the duration of two machine cycles while the oscillator is running resets the SAB 80C515. A small internal pullup resistor permits power-on reset using only a capacitor connected to $V_{\rm SS}$
V _{AREF}	11		Reference voltage for the A/D converter
V _{AGND}	12		Reference ground for the A/D converter
AN7-AN0	13-20	ı	Multiplexed analog inputs

Pin Definitions and Functions (cont'd)

Symbol	Pin	Input (I) Output (O)	Function
P3.0-P3.7	21-28	I/O	Port 3 is an 8-bit bidirectional I/O. It also contains the interrupt, timer, serial port and external memory strobe pins that are used by various options. The output latch corresponding to a secondary function must be programmed to a one (1) for that function to operate. Port 3 can sink/source 4 LS-TTL loads. The secondary functions are assigned to the pins of port 3, as follows:
			 R x D (P3.0): serial port's receiver data input (asynchronous) or data input/output (synchronous)
			 T × D (P3.1): serial port's transmitter data output (asynchronous) or clock output (synchronous)
			NT0(P3.2): interrupt 0 input/timer 0 gate control input
			NT1(P3.3): interrupt 1 input/timer 1 gate control input
			- T0 (P3.4): counter 0 input
		ļ	- T1 (P3.5): counter 1 input
	:		 WR(P3.6): the write control signal latches the data byte from port 0 into the external data memory
			RD (P3.7): the read control signal enables the external data memory to port 0

Pin Definitions and Functions (cont'd)

Symbol	Pin	Input (I) Output (O)	Function
P1.7 - P1.0	29 - 36	I/O	Port 1 is an 8-bit bidirectional I/O port .It is used for the low-order address byte during program verification. It also contains the interrupt, timer, clock, capture and compare pins that are used by various options. The output latch must be programmed to a one (1) for that function to operate (except when used for the compare functions). The secondary functions are assigned to the port 1 pins as follows:
			INT3/CC0 (P1.0): interrupt 3 input / compare 0 output / capture 0 input
			INT4/CC1 (P1.1): interrupt 4 input / compare 1 output / capture 1 input
			INT5/CC2 (P1.2): interrupt 5 input / compare 2 output / capture 2 input
			INT6/CC3 (P1.3): interrupt 6 input / compare 3 output / capture 3 input
			- INT2(P1.4): interrupt 2 input
			T2EX (P1.5): timer 2 external reload trigger input
			CLKOUT (P1.6): system clock output
			- T2 (P1.7): counter 2 input
V_{BB}	37		Substrate pin. Must be connected to $V_{\rm SS}$ through a capacitor (47 to 100 nF) for proper operation of the A/D converter.
XTAL2	39	-	XTAL2 is the output from the oscillator's amplifier.Input to the internal timing circuitry. A crystal, ceramic resonator, or external source can be used.
XTAL1	40	_	XTAL1 is the input to the oscillator's high gain amplifier. Required when a crystal or ceramic resonator is used. Connect to $V_{\rm SS}$ when external source is used on XTAL2.

Pin Definitions and Functions (cont'd)

Symbol	Pin	Input (I) Output (O)	Function	
P2.0-P2.7	41- 48	I/O	Port 2 is an 8-bit quasi-bidirectional I/O port. It also emits the high-order address byte when accessing external memory. It is used for the high-order address and the control signals during program verification. Port 2 can sink/source 4 LS-TTL loads.	
PSEN	49	0	The program store enable output is a control signal that enables the external program memory to the bus during external fetch operations. It is activated every six oscillator periods except during external data memory accesses. Remains high during internal program execution.	
ALE	50	0	Provides address latch enable output used for latching the address into external memory during normal operation. It is activated every six oscillator periods except during an external data memory access.	
ĒĀ	51	I	When held at a TTL high level, the SAB 80515 executes instructions from the internal ROM when the PC is less than 8192. When held at a TTL low level, the SAB 80515 fetches all instructions from external program memory. For the SAB 80535 this pin must be tied low.	
P0.0-P0.7	52-59	I/O	Port 0 is an 8-bit open-drain bidirectional I/O port. It is also the multiplexed low-order address and data bus when using external memory. It is used for data output during program verification. Port 0 can sink/source 8 LS-TTL loads.	
P5.7-P5.0	60-67	I/O	Port 5 is an 8-bit quasi-bidirectional I/O port. Port 5 can sink/source 4 LS-TTL loads.	
V_{CC}	68		POWER SUPPLY (+ 5 V power supply during normal operation and program verification)	
V_{SS}	38		GROUND (0 V)	




Figure 1 Block Diagram

Semiconductor Group

Functional Description

The architecture of the SAB 80515 is based on the SAB 8051 microcontroller family. The following features of the SAB 80515 are fully compatible with the SAB 8051 features:

- Instruction set
- External memory expansion interface (port 0 and port 2)
- Full-duplex serial port
- Timer/counter 0 and 1
- Alternate functions on port 3
- The lower 128 bytes of internal RAM and the lower 4 Kbytes of internal ROM

The SAB 80515 additionally contains 128 bytes of internal RAM and 4 Kbytes of internal ROM, which results in a total of 256 bytes of RAM and 8 Kbytes of ROM on chip. The SAB 80515 has a new 16-bit timer/counter with a 2:1 prescaler, reload mode, compare and capture capability. It also contains a 16-bit watchdog timer, an 8-bit A/D converter with programmable reference voltages, two additional quasi-bidirectional 8-bit ports, one 8-bit input port for analog signals, and a programmable clock output $(f_{\rm OSC}/12)$.

Furthermore, the SAB 80515 has a powerful interrupt structure with 12 vectors and 4 programmable priority levels.

Figure 1 shows a block diagram of the SAB 80515.

CPU

The SAB 80515 is efficient both as a controller and as an arithmetic processor. It has extensive facilities for binary and BCD arithmetic and excels in its bit-handling capabilities. Efficient use of program memory results from an instruction set consisting of 44% one-byte, 41% two-byte, and 15% three-byte instructions. With a 12 MHz crystal, 58% of the instructions execute in $1.0~\mu s$.

Memory Organization

The SAB 80515 manipulates operands in the four memory address spaces described in the following. (Figure 2 illustrates the memory address spaces of the SAB 80515).




Figure 2 Memory Address Spaces

Program memory

The SAB 80515 has 8 Kbyte of on-chip ROM, while the SAB 80535 has no internal ROM. The program memory can be externally expanded up to 64 Kbytes. If the EA pin is held high, the SAB 80515 executes out of internal ROM unless the address exceeds 1FFF_H. Locations 2000_H through 0FFFF_H are then fetched from the external program memory. If the EA pin is held low, the SAB 80515 fetches all instructions from the external program memory. Since the SAB 80535 has no internal ROM, pin EA must be tied low when using this component.

Data Memory

The data memory address space consists of an internal and an external memory space. The internal data memory is divided into three physically separate and distinct blocks: the lower 128 bytes of RAM, the upper 128 bytes of RAM, and the 128-byte special function register (SFR) area. While the upper 128 bytes of data memory and the SFR area share the same address locations, they are accessed through different addressing modes. The lower 128 bytes of data memory can be accessed through direct or register indirect addressing; the upper 128 bytes of RAM can be accessed through register indirect addressing; the special function registers are accessible through direct addressing.

Four 8-register banks, each bank consisting of eight 8-bit multi-purpose registers, occupy locations 0 through $1F_{\rm H}$ in the lower RAM area. The next 16 bytes, locations $20_{\rm H}$ through $2F_{\rm H}$, contain 128 directly addressable bit locations. The stack can be located anywhere in the internal data memory address space, and the stack depth can be expanded up to 256 bytes.

The external data memory can be expanded up to 64 Kbytes and can be accessed by instructions that use a 16-bit or an 8-bit address.

Special Function Registers

All registers, except the program counter and the four 8-register banks, reside in the special function register area. The 41 special function registers (SFR's) include arithmetic registers, pointers, and registers that provide an interface between the CPU and the on-chip peripheral functions. There are also 128 directly addressable bits within the SFR area. The special function registers are listed in the following table:

In table 1 they are organized in numeric order of their addresses. In table 2 they are organized in groups which refer to the functional blocks of the SAB 80515/80535.

Table 1 Special Function Register

Address	Register	Contents after Reset	Address	Register	Contents after Reset
80 _H	P0 1)	0FF _H	98 _H	SCON 1)	00 _H
81 _H	SP	07 _H	99 _H	SBUF	XXXX XXXX _B
82 _H	DPL	00 _H	9A _H	reserved	XX _H ²⁾
83 _H	DPH	00 _H	9B _H	reserved	XX _H ²⁾
84 _H	reserved	XX _H ²⁾	9C _H	reserved	XX _H ²⁾
85 _H	reserved	XX _H ²⁾	9D _H	reserved	XX _H ²⁾
86 _H	reserved	XX _H ²⁾	9E _H	reserved	XX _H ²⁾
87 _H	PCON	000X 0000 _B ²⁾	9F _H	reserved	XX _H ²⁾
88 _H	TCON 1)	00 _H	A0 _H	P2 ¹)	0FF _H
89H	TMOD	00 _H	A1 _H	reserved	XXH 2)
8A _H	TLO	00 _H	A2 _H	reserved	XX _H ²⁾
8B _H	TL1	00 _H	A3 _H	reserved	XX _H ²⁾
8C _H	TH0	00 _H	A4 _H	reserved	XX _H ²⁾
8D _H	TH1	00 _H	A5 _H	reserved	XX _H ²⁾
8E _H	reserved	XX _H ²⁾	A6 _H	reserved	XX _H ²⁾
8F _H	reserved	XX _H ²⁾	A7 _H	reserved	XX _H ^{2).}
90 _H	P1 ¹⁾	0FF _H	A8 _H	IENO 1)	00 _H
91 _H	reserved	XX _H ²⁾	A9H	IP0	X000 0000 _B ²⁾
92 _H	reserved	XX _H ²⁾	AAH	reserved	XX _H ²⁾
93 _H	reserved	XX _H ²⁾	AB _H	reserved	XX _H ²⁾
94 _H	reserved	XX _H ²⁾	ACH	reserved	XX _H ²⁾
95 _H	reserved	XX _H 2)	ADH	reserved	XX _H ²⁾
96 _H	reserved	XX _H ²⁾	AEH	reserved	XX _H ²⁾
97 _H	reserved	XX _H ²⁾	AFH	reserved	XX _H ²⁾

¹⁾ Bit-addressable Special Function Register

²⁾ X means that the value is indeterminate and the location is reserved

Table 1 Special Function Register (cont'd)

Address	Register	Contents after Reset	Address	Register	Contents after Reset
B0 _H	P3 ¹⁾	0FF _H	D0 _H	PSW 1)	00 _H
B1 _H	reserved	XX _H ²)	D1 _H	reserved	XXH ²⁾
B2 _H	reserved	XX _H ²)	D2 _H	reserved	XX _H ²⁾
B3 _H	reserved	XX _H ²)	D3 _H	reserved	XXH ²⁾
B4 _H	reserved	XX _H ²)	D4 _H	reserved	XX _H ²⁾
B5 _H	reserved	XX _H ²)	D5 _H	reserved	XX _H ²⁾
B6 _H	reserved	XX _H ²)	D6 _H	reserved	XX _H ²⁾
B7 _H	reserved	XX _H ²)	D7 _H	reserved	XX _H ²⁾
B8 _H	IEN1 1)	00 _H	D8 _H	ADCON	00X0 0000 _B 2)
B9 _H	IP1	XX00 0000 _B 2)	D9 _H	ADDAT	00 _H
BAH	reserved	XX _H ²⁾	DAH	DAPR	00 _H
BB _H	reserved	XX _H ²⁾	DB _H	P6	
BCH	reserved	XX _H ²⁾	DCH	reserved	XX _H ²⁾
BD _H	reserved	XX _H ²⁾	DDH	reserved	XX _H ²⁾
BEH	reserved	XX _H ²⁾	DEH	reserved	XX _H ²⁾
BFH	reserved	XX _H ²	DF _H	reserved	XX _H ²⁾
C0 _H	IRCON 1)	00 _H	E0 _H	ACC 1)	00 _H
C1 _H	CCEN	00H	E1 _H	reserved	XX _H ²⁾
C2 _H	CCL1	00H	E2 _H	reserved	XXH ²⁾
C3 _H	CCH1	00 _H	E3 _H	reserved	XX _H ²⁾
C4 _H	CCL2	00 _H	E4 _H	reserved	XXH ²⁾
C5 _H	CCH2	00 _H	E5 _H	reserved	XX _H ²⁾
C6H	CCL3	00 _H	E6 _H	reserved	XX _H ²⁾
C7 _H	сснз	00 _H	E7 _H	reserved	XX _H ²⁾
C8 _H	T2CON 1)	00 _H	E8 _H	P4 1)	0FF _H
C9 _H	reserved	XX _H ²⁾	E9 _H	reserved	XX _H ²⁾
CAH	CRCL	00H	EAH	reserved	XX _H ²⁾
CBH	CRCH	00H	EBH	reserved	XX _H ²⁾
CCH	TL2	00 _H	ECH	reserved	XX _H ²⁾
CDH	TH2	00 _H	EDH	reserved	XX _H ²⁾
CEH	reserved	XX _H ²⁾	EEH	reserved	XX _H ²⁾
CFH	reserved	XX _H ²⁾	EF _H	reserved	XX _H ²⁾

Bit-addressable Special Function Register
 X means that the value is indeterminate and the location is reserved

Table 1 Special Function Register (cont'd)

Address	Register	Contents after Reset	Address	Register	Contents after Reset
F0 _H	B ¹⁾ .	00 _H	F8 _H	P5 1)	0FF _H
F1 _H	reserved	XXH ²⁾	F9 _H	reserved	XXH ²⁾
F2 _H	reserved	XX _H ²⁾	FAH	reserved	XXH ²⁾
F3 _H	reserved	XX _H ²⁾	FB _H	reserved	XXH 2)
F4 _H	reserved	XX _H ²⁾	FC _H	reserved	XX _H ²⁾
F5 _H	reserved	XXH ²⁾	FD _H	reserved	XX _H ²⁾
F6 _H	reserved	XX _H ²⁾	FE _H	reserved	XX _H ²⁾
F7 _H	reserved	XXH ²⁾	FFH	reserved	XXH ²⁾

Bit-addressable Special Function Register
 X means that the value is indeterminate and the location is reserved

Table 2
Special Function Registers - Functional Blocks

Block	Symbol	Name	Address	Contents after Reset
CPU	ACC B DPH DPL PSW SP	Accumululator B-Register Data Pointer, High Byte Data Pointer, Low Byte Program Status Word Register Stack Pointer	0E0 _H ¹⁾ 0F0 _H ¹⁾ 083 _H 082 _H 0D0 _H ¹⁾	00 _H 00 _H 00 _H 00 _H 00 _H 07 _H
A/D- Converter	ADCON 2) ADDAT DAPR	A/D Converter Control Register A/D Converter Data Register A/D Converter Program Register	0D8 _H 1) 09D _H 0DA _H	00X0 0000 _B 3) 00 _H 00 _H)
Interrupt System	IEN0 ²⁾ IEN1 ²⁾ IP0 ²⁾ IP1 IRCON ²⁾ T2CON ²⁾	Interrupt Enable Register 0 Interrupt Enable Register 1 Interrupt Priority Register 0 Interrupt Priority Register 1 Interrupt Request Control Register Timer Control Register Timer 2 Control Register	0A8 _H ¹⁾ 0B8 _H ¹⁾ 0A9 _H 0B9 _H 0C0 _H ¹⁾ 88 _H ¹⁾ 0C8 _H ¹⁾	00 _H 00 _H 000 _H 000 _H 000 _H 000 _H
Compare/ Capture- Unit Compare/ Capture- Unit (CCU) (cont'd) (CCU)	CCEN CCH1 CCH2 CCH3 CCL1 CCL2 CCL3 CRCH CRCL TH2 TL2 T2CON ²⁾	Comp./Capture Enable Reg. Comp./Capture Reg. 1, High Byte Comp./Capture Reg. 2, High Byte Comp./Capture Reg. 3, High Byte Comp./Capture Reg. 1, Low Byte Comp./Capture Reg. 2. Low Byte Comp./Capture Reg. 3, Low Byte Comp./Capture Reg. 3, Low Byte Com./Rel./Capt. Reg. High Byte Com./Rel./Capt. Reg. Low Byte Timer 2, High Byte Timer 2, Low Byte Timer 2 Control Register 1)	0C1 _H 0C3 _H 0C5 _H 0C7 _H 0C2 _H 0C4 _H 0C6 _H 0CB _H 0CA _H 0CD _H 0CCH 0CCH	00 H 00 H 00 H 00 H 00 H 00 H 00 H 00 H

¹⁾ Bit-addressable special function registers

²⁾ This special function register is listed repeatedly since some bits of it also belong to other functional blocks

³⁾ X means that the value is indeterminate

Table 2
Special Function Registers- Functional Blocks (cont'd)

Block	Symbol	Name	Address	Contents after Reset
Ports	P0 P1 P2 P3 P4 P5 P6	Port 0 Port 1 Port 2 Port 3 Port 4 Port 5 Port 6, Analog/Digital Input	80 _H ¹⁾ 90 _H ¹⁾ 0A0 _H ¹⁾ 0B0 _H ¹⁾ 0E8 _H ¹⁾ 0D8 _H	OFF _H OFF _H OFF _H OFF _H OFF _H
Pow. Sav. Modes	PCON ²⁾	Power Control Register	087 _H	000X 0000 B ²⁾
Serial Channels	ADCON 2) PCON 2) SBUF SCON	A/D Converter Control Reg. Power Control Register Serial Channel Buffer Reg. Serial Channel Control Reg.	0D8_H ¹⁾ 087 _H 099 _H 098_H ¹⁾	00X0 0000 _B 3) XXXX XXXX _B 3)
Timer 0/ Timer 1	TCON 2) TH0 TH1 TL0 TL1 TMOD	Timer Control Register Timer 0. High Byte Timer 1, High Byte Timer 0, Low Byte Timer 1, Low Byte TImer Mode Register	088 _H ¹⁾ 08C _H 08D _H 08A _H 08B _H 089 _H	00 _H 00 _H 00 _H 00 _H 00 _H
Watchdog			0A8 _H 1) 0B8 _H 1) 0A9 _H	00 _H 00 _H X000 0000 _B ³⁾

¹⁾ Bit-addressable special function registers

²⁾ This special function register is listed repeatedly since some bits of it also belong to other functional blocks.

³⁾ X means that the value is indeterminate and the location is reserved

Serial Port

The serial port of the SAB 80515 enables full duplex communication between microcontrollers or between microcontroller and peripheral devices. The serial port can operate in 4 modes:

- Mode 0: Shift register mode. Serial data enters and exits through R×D. T×D outputs the shift clock. 8 bits are transmitted/received: 8 data bits (LSB first). The baud rate is fixed at 1/12 of the oscillator frequency.
- Mode 1: 10 bits are transmitted (through R×D) or received (through T×D): a start bit (0), 8 data bits (LSB first), and a stop bit (1). The baud rate is variable.
- Mode 2: 11 bits are transmitted (through R×D) or received (through T×D): a start bit (0), 8 data bits (LSB first), a programmable 9th data bit, and a stop bit (1). The baud rate is programmable to either 1/32 or 1/64 of the oscillator frequency.
- Mode 3: 11 bits are transmitted (through TxD) or received (through RxD): a start bit (0), 8 data bits (LSB first), a programmable 9th data bit, and a stop bit (1). Mode 3 is identical to mode 2 except for the baud rate. The baud rate in mode 3 is variable.

The variable baud rates in modes 1 and 3 can be generated by timer 1 or an internal baud rate generator.

A/D Converter

The 8-bit A/D converter of the SAB 80515 has eight multiplexed analog inputs (Port 6) and uses the successive approximation method.

It takes 5 machine cycles to sample an analog signal (during this sample time the input signal should be held constant); the total conversion time (including sample time) is 15 machine cycles (15 µs at 12 MHz oscillator frequency). Conversion can be programmed to be single or continuous; at the end of a conversion an interrupt can be generated.

A unique feature is the capability of internal reference voltage programming. The internal reference voltages $V_{\rm IntAREF}$ and $V_{\rm IntAGND}$ for the A/D converter both are programmable to one of 16 steps with respect to the external reference voltages. This feature permits a conversion with a smaller internal reference voltage range to gain a higher resolution. In addition, the internal reference voltages can easily be adapted by software to the desired analog input voltage range.

Figure 3 shows a block diagram of the A/D converter.




Figure 3
Block Diagram of the A/D Converter

Timer/Counters

The SAB 80515 contains three 16-bit timer/counters which are useful in many applications for timing and counting. The input clock for each timer/counter is 1/12 of the oscillator frequency in the timer operation or can be taken from an external clock source for the counter operation (maximum count rate is 1/24 of the oscillator frequency).

Timer/counter 0 and 1

These timer/counters can operate in four modes:

Mode 0: 8-bit timer/counter with 32:1 prescaler

Mode 1: 16-bit timer/counter

Mode 2: 8-bit timer/counter with 8-bit auto-reload

Mode 3: Timer/counter 0 is configured as one 8-bit timer/counter and one 8-bit timer;

timer/counter 1 in this mode holds its count.

External inputs $\overline{\text{INT0}}$ and $\overline{\text{INT1}}$ can be programmed to function as a gate for timer/counters 0 and 1 to facilitate pulse width measurements.

- Timer/counter 2

Timer/counter 2 of the SAB 80515 is a 16-bit timer/counter with several additional features. It offers a 2:1 prescaler, a selectable gate function, and compare, capture and reload functions. Corresponding to the 16-bit timer register there are four 16-bit capture/compare registers, one of them can be used to perform a 16-bit reload on a timer overflow or external event. Each of these registers corresponds to a pin of port 1 for capture input/compare output. Figure 4 shows a block diagram of the timer/counter 2.

Reload

A 16-bit reload can be performed with the 16-bit CRC register, which is a concatenation of the 8-bit registers CRCL and CRCH. There are two modes from which to select:

Mode 0: Reload is caused by a timer 2 overflow (auto-reload).

Mode 1: Reload is caused in response to a negative transition at pin T2EX (P1.5), which can also request an interrupt.

Capture

This feature permits saving the actual timer/counter contents into a selected register upon an external event or a software write operation. Two modes are provided to latch the current 16-bit value in timer 2 registers into a dedicated capture register:

Mode 0: Capture is performed in response to a transition at the corresponding port 1 pins CC0 to CC3.

Mode 1: Write operation into the low-order byte of the dedicated capture register causes the timer 2 contents to be latched into this register.

Compare

In the compare mode, the 16-bit values stored in the dedicated compare registers are compared to the contents of the timer 2 registers. If the count value in the timer 2 registers matches one of the stored values, an appropriate output signal is generated and an interrupt is requested. Two compare modes are provided:

- Mode 0: Upon a match the output signal changes from low to high. It goes back to a low level when timer 2 overflows.
- Mode 1: The transition of the output signal can be determined by software. A timer 2 overflow causes no output change.




Figure 4
Block Diagram of Timer/Counter 2

Interrupt Structure

The SAB 80515 has 12 interrupt vectors with the following vector addresses and request flags:

Table 3 Interrupt Sources and Vectors

Source (Request Flags)	Vector Address	Vector
IE0	0003 _H	External interrupt 0
TF0	000B _H	Timer 0 interrupt
IE1	0013 _H	External interrupt 1
TF1	001B _H	Timer 1 interrupt
RI + TI	0023H	Serial port interrupt
TF2 + EXF2	002BH	Timer 2 interrupt
IADC	0043H	A/D converter interrupt
IEX2	004BH	External interrupt 2
IEX3	0053H	External interrupt 3
IEX4	005B _H	External interrupt 4
IEX5	0063H	External interrupt 5
IEX6	006B _H	External interrupt 6

Each interrupt vector can be individually enabled/disabled. The minimum response time to an interrupt request is more than 3 machine cycles and less than 9 machine cycles.

Figure 5 shows the interrupt request sources.

External interrupts 0 and 1 can be activated by a low-level or a negative transition (selectable) at their corresponding input pin, external interrupts 2 and 3 can be programmed for triggering on a negative or a positive transition. The external interrupts 3 to 6 are combined with the corresponding alternate functions compare (output) and capture (input) on port 1.

For programming of the priority levels the interrupt vectors are combined to pairs. Each pair can be programmed individually to one of four priority levels by setting or clearing one bit in the special function register IPO and one in IP1. Figure 6 shows the priority level structure.




Figure 5 Interrupt Request Sources

Semiconductor Group




Figure 6
Priority Level Structure

I/O Ports

The SAB 80515 has six 8-bit I/O ports and one 8-bit input port. Port 0 is an open-drain bidirectional I/O port, while ports 1 to 5 are quasi-bidirectional I/O ports with internal pull-up resistors. That means, when configured as inputs, ports 1 to 5 will be pulled high and will source current when externally pulled low. Port 0 will float when configured as input.

Port 0 and port 2 can be used to expand the program and data memory externally. During an access to external memory, port 0 emits the low-order address byte and reads/writes the data byte, while port 2 emits the high-order address byte. In this function, port 0 is not an open-drain port, but uses a strong internal pullup FET.

Ports 1 and 3 are provided for several alternate functions, as listed below:

Port	Symbol	Function
P1.0	INT3/CC0	External interrupt 3 input, compare 0 output, capture 0 input
P1.1	INT4/CC1	External interrupt 4 input, compare 1 output, capture 1 input
P1.2	INT5/CC2	External interrupt 5 input, compare 2 output, capture 2 input
P1.3	INT6/CC3	External interrupt 6 input, compare 3 output, capture 3 input
P1.4	INT2	External interrupt 2 input
P1.5	T2EX	Timer 2 external reload trigger input
P1.6	CLKOUT	System clock output
P1.7	T2	Timer 2 external counter input
P3.0	RXD	Serial port's receiver data input (asynchronous) or data input/output (synchronous)
P3.1	TXD	Serial port's transmitter data output (asynchronous) or clock output (synchronous)
P3.2	ĪNT0	External interrupt 0 input, timer 0 gate control
P3.3	INT1	External interrupt 1 input, timer 1 gate control
P3.4	T0	Timer 0 external counter input
P3.5	<u>T1</u>	Timer 1 external counter input
P3.6	WR	External data memory write strobe
P3.7	RD	External data memory read strobe

The input port AN0-AN7 is used for analog input signals to the A/D converter.

Watchdog Timer

This feature is provided as a means of graceful recovery from a software upset. After an external reset, the watchdog timer is cleared and stopped. It can be started and cleared by software, but it cannot be stopped. If the software fails to clear the watchdog timer at least every 65532 machine cycles (about 65 ms if a 12 MHz oscillator frequency is used), an internal hardware reset will be initiated.

The reset cause (external reset or reset caused by the watchdog) can be examined by software. To clear the watchdog, two bits in two different special function registers must be set by two consecutive instructions (bits IEN0.6 and IEN1.6). This is done to prevent the watchdog from being cleared by unexpected opcodes.

Instruction Set Summary

The SAB 80515/80535 has the same instruction set as the industry standard 8051 microcontroller.

A pocket guide is available which contains the complete instruction set in functional and hexadecimal order. Furtheron it provides helpful information about Special Function Registers, Interrupt Vectors and Assembler Directives.

Literature Information

Title	Ordering No.
Microcontroller Family SAB 8051 Pocket Guide	B158-B6599 - X - X - 7600

Absolute Maximum Ratings

Ambient temperature under bias	
SAB 80515/80535	0 to 70 °C
SAB 80515/80535-T40/85	– 40 to 85 °C
Storage temperature	– 65 to 150 °C
Voltage on any pins with respect to ground (V_{SS})	
Power dissipation	2 W

Note Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage of the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC Characteristics

$$V_{\rm CC} = 5 \text{ V} \pm 10 \text{ %}; V_{\rm SS} = 0 \text{ V}$$

 $T_{\rm A} = 0$ to 70 °C for the SAB 80515/80535 $T_{\rm A} = -$ 40 to 85 °C for the SAB 80515/80535-T40/85 $T_{\rm A} = -$ 40 to110 °C for the SAB 80515/80535-T40/110

Parameter	Symbol	Limi	t values	Unit	Test condition
		min.	max.		
Input low voltage	V _{IL}	- 0.5	0.8	V	_
Input high voltage) (except RESET, XTAL2	V_{IH}	2.0	V _{CC} - 0.5	V	_
Input high voltage to XTAL2	V _{IH1}	2.5	V _{CC} + 0.5	٧	XTAL1 to V _{SS}
Input high voltage to RESET	V _{IH2}	3.0	_	٧	-
Power down voltage	V_{PD}	3	5.5	٧	V _{CC} = 0 V
Output low voltage ports 1, 2, 3, 4, 5	V _{OL}	_	0.45	V	$I_{\rm OL} = 1.6 \rm mA^{1)}$
Output low voltage port 0, ALE, PSEN	V _{OL1}	_	0.45	V	$I_{OL} = 3.2 \text{ mA}^{-1}$
Output high voltage ports 1, 2, 3, 4, 5	V _{OH}	2.4	_	V	$I_{OH} = -80 \mu A$
Output high voltage port 0, ALE, PSEN	V _{OH1}	2.4	_	٧	$I_{OH} = -400 \mu A$

 $^{^{1)}}$ Capacitive loading on ports 0 and 2 may cause spurious noise pulses to be superimposed on the $V_{\rm OL}$ of ALE and ports 1,3,4,5. The noise is due to external bus capacitance discharging into the port 0 and port 2 pins when these pins make 1-0 transitions during bus operation.

DC Characteristics (cont'd)

Parameter	Symbol	Lim	it values	Unit	Test condition	
		min.	max.			
Logic 0 input current ports 1, 2, 3, 4, 5	IL	_	- 800	μА	V _{IL} = 0.45 V	
Logic 0 input current XTAL2	I _{IL2}	_	- 2.5	mA	$XTAL1 = V_{SS}$ $V_{IL} = 0.45 \text{ V}$	
Input low current to RESET for reset	I_{IL3}	_	- 500	μА	$V_{\rm IL} = 0.45 \rm V$	
Input leakage current to port 0, EA AN0 - AN7	I _{LI}	-	± 10	μА	0 V < V _{IN} < V _{CC}	
Power supply current:) SAB 80515/80535 SAB 80515/80535-T40/85 SAB 80515/80535-T40/110	I _{CC} I _{CC}	 - -	210 230 230	mA mA mA	all outputs disconnected	
Power-down current	I _{PD}	-	3	mA	V _{CC} = 0 V	
Capacitance of I/O buffer	C _{IO}		10	pF	f _C =1 MHz	

¹⁾ Capacitive loading on ports 0 and 2 may cause spurious noise pulses to be superimposed on the $V_{\rm OL}$ of ALE and ports 1,3,4,5. The noise is due to external bus capacitance discharging into the port 0 and port 2 pins when these pins make 1-0 transitions during bus operation.

A/D Converter Characteristics

 $V_{\rm CC}$ = 5 V ± 10 %; $V_{\rm SS}$ = 0 V; $V_{\rm AREF}$ = $V_{\rm CC}$ ± 5 %; $V_{\rm AGND}$ = $V_{\rm SS}$ ± 0.2 V; $V_{\rm IntAREF}$ - $V_{\rm IntAGND}$ \geq 1 V; $V_{\rm AREF}$ = 0 to + 70 °C for SAB 80515/80535

 $T_A = -40 \text{ to} + 85 ^{\circ}\text{C} \text{ for SAB } 80515/80535 - T40/85$

Parameter	Symbol	Li	mit valı	ues	Unit	Test condition
		min.	typ.	max.		
Analog input voltage	VAINPUT	V _{AGND} - 0.2	-	V _{AREF} + 0.2	V	_
Analog input capacitance	C_{I}	_	25	-	pF	1)
Load time	t_{L}	_	-	2 t _{CY}	μs	_
Sample time (incl. load time)	ts	_	_	5 t _{CY}	μs	_
Conversion time (including sample time)	ι _C	_	-	13 t _{CY}	μs	_
Differential non-linearity Integral non-linearity Offset error Gain error Total unadjusted error	DNLE INLE TUE	-	± 1/2 ± 1/2 ± 1/2 ± 1/2 ± 1/2	± 1 ± 1 ± 1 ± 1 ± 2	LSB LSB LSB LSB LSB	$V_{\text{IntAREF}} = V_{\text{AREF}} = V_{\text{CC}}$ $V_{\text{IntAGND}} = V_{\text{AGND}} = V_{\text{SS}}$ 2)
V _{AREF} supply current	IREF	_	-	5	mA	2)
Internal reference error	V _{IntREFER}	_	± 5	± 30	mV	2)

¹⁾ The internal resistance of the analog source must be low enough to assure full loading of the sample capacitance (C_1) during load time (r_1) . After charging of the internal capacitance (C_1) in the load time (r_1) the analog input must be held constant for the rest of the sample time (t_S) .

The differential impedance $r_{\rm D}$ of the analog reference voltage source must be less than 1 k Ω at reference supply voltage.

AC Characteristics

 $V_{CC} = 5 \text{ V} \pm 10 \text{ %}; V_{SS} = 0 \text{ V}; (C_L \text{ for port 0, ALE and PSEN outputs} = 100 pF; C_L \text{ for all other outputs} = 80 pF) <math>T_A = 0 \text{ to } + 70 \text{ °C}; \text{ for SAB } 80515/80535$ $T_A = -40 \text{ to } + 85 \text{ °C}; \text{ for SAB } 80515/80535 - 40/85$

Parameter	Symbol	Limit values					
		12 MHz clock		Variab 1/t _{CLCL} = 1.2			
		min	max.	min.	max.	1	

Program Memory Characteristics

Program Memory Chan	acter istics					
Cycle Time	tCY	1000	-	12 t _{CLCL}	-	ns
ALE pulse width	t _{LHLL}	127	-	2 t _{C LCL} - 40	_	ns
Address setup to ALE	t _{AVLL}	53	-	t _{C LCL} - 30	_	ns
Address hold after ALE	tLLAX1	48	-	t _{C LCL} - 35	_	ns
ALE to valid instruction in	t⊔IV	-	233	_	4 t _{CLCL} - 100	ns
ALE to PSEN	tulpl	58	-	t _{C LCL} - 25	_	ns
PSEN pulse width	t _{PLPH}	215		3 t _{C LCL} - 35	_	ns
PSEN to valid instruction in	^t PLIV	-	150	-	3 t _{C LCL} -100	ns
Input instruction hold after PSEN	t _{PXIX}	0	-	0	-	ns
Input instruction float after PSEN	t _{PXIZ} *)	-	63	_	t _{C LCL} - 20	ns
Address valid after PSEN	t _{PXAV} *)	75	-	t _{CLCL} -8	-	ns
Address to valid instruction in	[‡] A VIV	-	302	_	5 t _{C LCL} - 115	ns
Address float to PSEN	t _{A ZPL}	0	-	0	-	ns

¹ Interfacing the SAB 805156 to devices with float times up to 75 ns is permissible. This limited bus contention will not cause any damage to port 0 drivers.




Parameter	Symbol	Limit values				
		12 MHz clock		Variable clock 1/t _{CLCL} = 1.2 MHz to 12 MHz		
		min	max.	min.	max.	


External Data Memory Characteristics


RD pulse width	t _{RLRH}	400	_	6 t _{CLCL} – 100	_	ns
WR pulse width	twwH	400	-	6 t _{CLCL} – 100	_	ns
Address hold after ALE	^t LLAX2	132	-	2 t _{CLCL} - 35	-	ns
RD to valid data in	^t RLDV	-	252	-	5 t _{CLCL} – 165	ns
DATA hold after RD	^t RHDX	0	-	0		ns
Data float after RD	^t RHDZ	-	97	_	2 t _{CLCL} - 70	ns
ALE to valid data in	t⊔.DV	-	517	_	8 t _{CLCL} – 150	ns
Address to valid data in	t _{AVDV}	-	585	_	9 t _{nCLCL} - 165	ns
ALE to WR or RD	tllWL	200	300	3 t _{CLCL} - 50	3 t _{CLCL} + 50	ns
Address to WR or RD	^t AVWL	203	-	4 _{CLCL} – 130	_	ns
WR or RD high to ALE high	t _{WHLH}	43	123	t _{CLCL} - 40	t _{CLCL} + 40	ns
Data valid to WR transition	^t QVWX	33	_	t _{CLCL} - 50	_	ns
Data setup before WR	^t QVWH	433	_	7 t _{CLCL} – 150	_	ns
Data hold after WR	[‡] WHQX	33	-	t _{CLCL} - 50	_	ns
Address float after RD	^t RLAZ	_	0	-	0	ns
	*	•	•	•	•	•

Waveforms




Program Memory Read Cycle





Data Memory Read Cycle




Recommended Oscillator Circuits

AC Characteristics (cont'd)


Parameter	Symbol	Limit v	Unit	
		Variable Frequ. = 1.2 M		
		min.	max.	


External Clock Drive XTAL2

Oscillator period	t _{CLCL}	83.3	833.3	ns
High time	^t CHCX	20	t _{CLCL} - t _{CLCX}	ns
Low time	t _{CLCX}	20	tCLCL - tCHCX	
Rise time	^t CLCH	-	20	ns
Fall time	t _{CHCL}	_	20	ns
Oscillator period	t _{CLCL}	83.3	833.3	ns



External Clock Cycle





A.C. testing inputs are driven at 2.4 V for a logic "1" and at 0.45 V for a logic "0". Timing measurements are made at 2.0 V for a logic "1" and at 0.8 V for a logic "0". For timing purposes, the float state is defined as the point at which a P0 pin sinks 3.2 mA or sources $400 \, \mu$ A at the voltage test levels.


A.C. Testing Input, Output, Float Waveforms

AC Characteristics (cont'd)

Parameter	Symbol	Limit values				
		12 MHz clock		Variable clock 1/t CLCL = 1.2 MHz to 12 MHz		
		min.	max.	min.	max.	

System Clock Timing

ALE to CLKOUT	[‡] LLSH	543	_	7 t _{CLCL} – 40	_	ns
CLKOUT high time	^t SHSL	127	-	2 t _{CLCL} - 40	_	ns
CLKOUT low time	^t SLSH	793	-	10 t _{CLCL} - 40	-	ns
CLKOUT low to ALE high	^t SLLH	43	123	t _{CLCL} - 40	t _{CLCL} + 40	ns



System Clock Timing


ROM Verification Characteristics

 $T_{A} = 25 \, ^{\circ}\text{C} \pm 5 \, ^{\circ}\text{C}; V_{CC} = 5 \, \text{V} \pm 10 \, \%; V_{SS} = 0 \, \text{V}$

Parameter	Symbol	Limit v	values	Unit
		min	max.	

ROM Verification

Address to valid data	¹ AVQV	_	48 t _{CLCL1}	ns
ENABLE to valid data	^t ELQV	-	48 t _{CLCL1}	ns
Data float after ENABLE	t _{EHOZ}	0	48 t _{CLCL1}	ns
Oscillator frequency	1/t _{CLCL}	4	6	MHz



Address: P1.0-P1.7=A0-A7 P2.0-P2.4=A8-A12

P2.0-P2.4=A8-A12 Date: Port 0 =D0-D7 inputs: P2.5-P2.6, PSEN= $V_{\rm SS}$ ALE, $\widetilde{\rm EA}=V_{\rm IH}$ RESET = $V_{\rm II}$

Address: P1.0-P1.7 = A0-A7

P2.0-P2.4 = A8-A12

Data: Port 0 = D0-D7


P2.5-P2.6, PSEN = VSS

 $\begin{array}{ll}
ALE, \overline{EA} &= V_{||} \\
\overline{RESET} &= V_{||}
\end{array}$

ROM Verification

Inputs:

Package Outlines



Sorts of Packing

Package outlines for tubes, trays etc. are contained in our Data Book "Package Information".

SMD = Surface Mounted Device

Dimensions in mm

Semiconductor Group

338