



FEATURES

- Max. transparent propagation delay of 900ps
- Min. Master Reset and Enable pulse widths of 100ps
- IEE min. of -98mA
- Industry standard 100K ECL levels
- Extended supply voltage option:
VEE = -4.2V to -5.5V
- Voltage and temperature compensation for improved noise immunity
- Internal 75KΩ input pull-down resistors
- More than 40% faster than Fairchild
- Approximately 30% lower power than Fairchild
- Function and pinout compatible with Fairchild F100K
- Available in 24-pin CERPACK and 28-pin PLCC packages


DESCRIPTION

The SY100S350 offers six high-speed D-Latches with both true and complement outputs, and is performance compatible for use with high-performance ECL systems. When both enable signals (\bar{E}_a and \bar{E}_b) are at a logic LOW, the latches are transparent and the input signals (D_0 - D_5) appear at the outputs (Q_0 - Q_5) after a propagation delay. If either or both of the enable signals are at a logic HIGH, then the latches store the last valid data present on its inputs before \bar{E}_a or \bar{E}_b went to a logic HIGH. The Master Reset (MR) overrides all other input signals and takes the outputs to a logic LOW state. All inputs have 75KΩ pull-down resistors.

PIN CONFIGURATIONS



BLOCK DIAGRAM



PIN NAMES

Pin	Function
D ₀ — D ₅	Data Inputs
\bar{E}_a, \bar{E}_b	Common Enable Inputs (Active LOW)
MR	Asynchronous Master Reset Input
Q ₀ — Q ₅	Data Outputs
\bar{Q}_0 — \bar{Q}_5	Complementary Data Outputs
VEES	VEE Substrate
VCCA	Vcco for ECL Outputs

TRUTH TABLE⁽¹⁾

Each Latch

Inputs				Outputs		Operating Mode
D _n	\bar{E}_a	\bar{E}_b	MR	Q _n	\bar{Q}_n	
H	L	L	L	H	L	Latch
L	L	L	L	L	H	
X	X	H	L	Latched ⁽²⁾	Latched ⁽²⁾	
X	H	X	L	Latched ⁽²⁾	Latched ⁽²⁾	
X	X	X	H	L	H	Asynchronous

NOTES:

- H = HIGH State
L = LOW State
X = Don't Care

- Retains data that is present before \bar{E} positive transition.

DC ELECTRICAL CHARACTERISTICS

VEE = -4.2V to -5.5V unless otherwise specified; VCC = VCCA = GND

Symbol	Parameter	Min.	Typ.	Max.	Unit	Condition
I _{IH}	Input HIGH Current MR D _n \bar{E}_a, \bar{E}_b	—	—	250	μA	V _{IN} = V _{IH} (Max.)
I _{EE}	Power Supply Current	-98	-78	-49	mA	Inputs Open

AC ELECTRICAL CHARACTERISTICS

CERPACK

VEE = -4.2V to -5.5V unless otherwise specified; VCC = VCCA = GND


Symbol	Parameter	TA = 0°C		TA = +25°C		TA = +85°C		Unit	Condition
		Min.	Max.	Min.	Max.	Min.	Max.		
tPLH tPHL	Propagation Delay Dn to Output	300	1000	300	1000	300	1000	ps	
tPLH tPHL	Propagation Delay E _a , E _b to Output	300	1100	300	1100	300	1100	ps	
tPLH tPHL	Propagation Delay MR to Output	300	1250	300	1250	300	1250	ps	
tTLH tTHL	Transition Time 20% to 80%, 80% to 20%	300	900	300	900	300	900	ps	
ts	Set-up Time, Dn to E _n	500	—	500	—	500	—	ps	
th	Hold Time, Dn to E _n	500	—	500	—	500	—	ps	
tr	Release Time, MR to E _n	1000	—	1000	—	1000	—	ps	
tPW (L)	Pulse Width, E _a , E _b	1000	—	1000	—	1000	—	ps	
tPW (H)	Pulse Width, MR	1000	—	1000	—	1000	—	ps	

PLCC

VEE = -4.2V to -5.5V unless otherwise specified; VCC = VCCA = GND

Symbol	Parameter	TA = 0°C		TA = +25°C		TA = +85°C		Unit	Condition
		Min.	Max.	Min.	Max.	Min.	Max.		
tPLH tPHL	Propagation Delay Dn to Output	300	900	300	900	300	900	ps	
tPLH tPHL	Propagation Delay E _a , E _b to Output	300	1000	300	1000	300	1000	ps	
tPLH tPHL	Propagation Delay MR to Output	300	1200	300	1200	300	1200	ps	
tTLH tTHL	Transition Time 20% to 80%, 80% to 20%	300	900	300	900	300	900	ps	
ts	Set-up Time, Dn to E _n	500	—	500	—	500	—	ps	
th	Hold Time, Dn to E _n	500	—	500	—	500	—	ps	
tr	Release Time, MR to E _n	1000	—	1000	—	1000	—	ps	
tPW (L)	Pulse Width, E _a , E _b	1000	—	1000	—	1000	—	ps	
tPW (H)	Pulse Width, MR	1000	—	1000	—	1000	—	ps	


TIMING DIAGRAMS



Enable Timing


NOTE:

$V_{EE} = -4.2V$ to $-5.5V$ unless otherwise specified; $V_{CC} = V_{CCA} = GND$



Reset Timing

TIMING DIAGRAMS



Data Set-up and Hold Times

NOTES:


t_s is the minimum time before the transition of the clock that information must be present at the data input.

t_h is the minimum time after the transition of the clock that information must remain unchanged at the data input.

PRODUCT ORDERING CODE

Ordering Code	Package Type	Operating Range
SY100S350FC	F24-1	Commercial
SY100S350JC	J28-1	Commercial
SY100S350JCTR	J28-1	Commercial


24 LEAD CERPACK (F24-1)



- NOTES:
1. DIMENSIONS ARE IN INCHES[MM].
 2. THIS DIMENSION INCLUDES GLASS PROTRUSION AND CAP TO BASE ALIGNMENT TOLERANCES.
 3. DIMENSIONS SHOWN ARE MAX/MIN, WHERE NOTED.

Rev. 03

28 LEAD PLCC (J28-1)



Rev. 03

MICREL-SYNERGY 3250 SCOTT BOULEVARD SANTA CLARA CA 95054 USA

TEL + 1 (408) 980-9191 FAX + 1 (408) 914-7878 WEB <http://www.micrel.com>

This information is believed to be accurate and reliable, however no responsibility is assumed by Micrel for its use nor for any infringement of patents or other rights of third parties resulting from its use. No license is granted by implication or otherwise under any patent or patent right of Micrel Inc.

© 2000 Micrel Incorporated