

DATA SHEET



SAA2032

Digital equalization for the tape
drive processing of the DCC system

Product specification
Supersedes data of February 1993
File under Integrated Circuits, Miscellaneous

February 1995

Philips Semiconductors



PHILIPS

Digital equalization for the tape drive processing of the DCC system

SAA2032

FEATURES

- Analog-to-digital conversion, demultiplexing, equalization and zero crossing of time multiplexed analog read amplifier signal
- Microcontroller interface
- Search mode envelope, label and virgin detection of the AUX channel
- Search mode tape speed measurement
- Simplified external biasing
- Reduced power consumption
- Analog eye output
- 4 V nominal operating voltage capability.



GENERAL DESCRIPTION

Performing the Digital Equalizing function in the Digital Compact Cassette (DCC) system, the SAA2032 is intended for use in conjunction with the SAA2022, read amplifier TDA1317 or TDA1318.

ORDERING INFORMATION

EXTENDED TYPE NUMBER	PACKAGE			
	PINS	PIN POSITION	MATERIAL	CODE
SAA2032GP	44	QFP 1	plastic	SOT205AG

Note

1. When using reflow soldering it is recommended that the Dry Packing instructions in the *Quality Reference Pocketbook* are followed. The pocketbook can be ordered using the code 9398 510 34011.

Digital equalization for the tape drive processing of the DCC system

SAA2032




Fig.1 Block diagram.

Digital equalization for the tape drive processing of the DCC system

SAA2032

PINNING

SYMBOL	PIN	DESCRIPTION
DIGEYE	1	serial data output for eye pattern
RDSYNC	2	SYNC data for Read Amplifier (push-pull output)
RDCLK	3	data clock for Read Amplifier (push-pull output)
TEST1	4	test 1; to be connected to V_{SS}
VIN	5	analog time multiplexed input from Read Amplifier
REFN	6	lower reference voltage (+1 V) for ADC
REFP	7	upper reference voltage (+3.1 V) for ADC
V_{SSA}	8	analog ground (0 V)
BIASA	9	bias current for ADC (sinks current from V_{DDAD} via 33 k Ω)
V_{SSAD}	10	supply ground (0 V) for ADC
V_{DDAD}	11	supply voltage (+5 V) for ADC
V_{DD}	12	supply voltage (+5 V)
V_{SS}	13	supply ground (0 V)
V_{SSA}	14	supply ground (0 V)
ANEYE	15	analog eye voltage output
n.c.	16	not connected
V_{SS}	17	supply ground (0 V)
TEST4	18	test 4; do not connect
TEST5	19	test 5; do not connect
TEST6	20	test 6; do not connect
TEST7	21	test 7; do not connect
CH0	22	channel 0 output for SAA2022 (DCC Drive Signal Processing) (push-pull output)
CH1	23	channel 1 output for SAA2022 (push-pull output)
CH2	24	channel 2 output for SAA2022 (push-pull output)
CH3	25	channel 3 output for SAA2022 (push-pull output)
CH4	26	channel 4 output for SAA2022 (push-pull output)
CH5	27	channel 5 output for SAA2022 (push-pull output)
CH6	28	channel 6 output for SAA2022 (push-pull output)
CH7	29	channel 7 output for SAA2022 (push-pull output)
AUX	30	AUX channel output for SAA2022 (push-pull output)
LTDATA	31	microcontroller I/O data interface (3-state push-pull output and input; CMOS levels)
LTENDEQ	32	microcontroller interface enabling (CMOS input levels)
LTCNT1	33	microcontroller interface; mode control 1 (CMOS input levels)
LTCNT0	34	microcontroller interface; mode control 0 (CMOS input levels)
LTCLK	35	microcontroller bit-clock interface (CMOS input levels)
VIRGIN	36	search mode virgin detection output
LABEL	37	search mode label detection output
AENV	38	search mode auxiliary detection output
V_{SS}	39	supply ground (0 V)

Digital equalization for the tape drive processing of the DCC system

SAA2032

SYMBOL	PIN	DESCRIPTION
TEST8	40	test 8 input; to be connected to V_{SS}
TEST9	41	test 9 input; to be connected to V_{SS}
TEST10	42	test 10 input; to be connected to V_{SS}
f24	43	clock input; typical frequency 24.576 MHz (CMOS input)
VAL	44	synchronization output for DIGEYE




Fig.2 Pin configuration.

Digital equalization for the tape drive processing of the DCC system

SAA2032




Fig.3 DCC data flow diagram.

Digital equalization for the tape drive processing of the DCC system

SAA2032

FUNCTIONAL DESCRIPTION

Operating Modes

DEQ operating modes are programmed via the LT interface:

NORMAL

- A/D conversion
- Demultiplexing
- Equalization
- Zero crossing.

In this mode the SAA2032 performs the equalization and slicing of the eight data channels and the auxiliary channel. The eight data channels have a bit-rate of 96 kbits/s while the auxiliary channel has a bit-rate of 12 kbits/s.

The SAA2032 input is a time-multiplexed analog signal from the Read Amplifier. The signal contains ten time slots, of which nine are used. The Read Amplifier and the SAA2032 synchronize with the RDCLK and RDSYNC signals generated by the SAA2032.

Following A/D conversion and demultiplexing the nine channels are equalized. The encoding of the equalizing coefficients (12 per channel) are not fixed and must be loaded via the LT interface before operation.

The nine equalized output signals are up-sampled by a factor of 10 with the resulting signals fed to the slicer. The slicer output is applied to the SAA2022.

TEST

- A/D conversion
- Demultiplexing
- Equalization
- Zero crossing
- Eye-pattern.

Same as normal mode. In addition the digital and analog eye-pattern outputs are enabled. The eye-pattern output corresponds to one of the equalized channel outputs.

SEARCH

- A/D conversion
- Envelope detection
- Tape search and speed measurement.

In the search mode the analog input signal from the Read Amplifier is not the multiplexed signal but only the auxiliary channel signal.

Following A/D conversion the envelope of this signal is filtered and sliced. This forms the Alternating Envelope AENV output. The LABEL and VIRGIN outputs are detected from this and the tape search speed measured.

OFF

In the OFF mode the RDSYNC and RDCLK signals are HIGH, the EYE outputs are disabled and the channel and auxiliary outputs (CH0 to CH7 and AUX) are 3-stated.

Read Amplifier interface

The interface between the Read Amplifier and the SAA2032 consists of three signals:

1. VIN from Read Amplifier to SAA2032; time multiplexed data.
2. RDSYNC from SAA2032 to Read Amplifier; synchronization between Read Amplifier multiplexer and SAA2032 demultiplexer.
3. RDCLK from SAA2032 to Read Amplifier; data clock for Read Amplifier multiplexer.

The multiplexed VIN output of the Read Amplifier changes to another channel at the rising edge of RDCLK. RDSYNC synchronizes the Read Amplifier VIN output: if RDSYNC is HIGH, the rising edge of the RDCLK will select the AUX channel.

Figures 4 and 5 show the relationship between the SAA2032 and the Read Amplifier.

SAA2022 interface

The interface with the SAA2022 consists of the 9 data output signals CH0 to CH7, AUX.

Table 1 Dependency of Read Amplifier on operational mode.

OPERATIONAL MODE	RDSYNC	RDCLK
Normal	YES	YES
Test	YES	YES
Search	HIGH	YES
Off	HIGH	HIGH

Label and virgin detection interface

When the DCC player is in its search mode, the tape is fast-wound while the head retains tape contact. The SAA2032 can be made to operate in the search mode and the information will be read from the auxiliary tape track.

Digital equalization for the tape drive processing of the DCC system

SAA2032

The following three signals are generated:

- 1. LABEL: label detection (HIGH if label is detected).
- 2. VIRGIN: virgin tape detection (HIGH if virgin tape is detected).
- 3. AENV: alternating envelope (sliced envelope).

AENV, LABEL and VIRGIN are disabled in normal or off modes. LABEL, VIRGIN and AENV are LOW.

AENV, LABEL and VIRGIN are enabled when the SAA2032 is in search mode.

The device detects the envelope AENV of the auxiliary track at search speeds between 3 and 50 times normal speed. If AENV is continuously HIGH (label detection), LABEL will be HIGH.

When AENV is continuously LOW (virgin tape detection) VIRGIN will be HIGH.

Figures 6, 7 and 8 show the relationship between AENV, VIRGIN and LABEL.

Labelled tape-speed calculation

When the DCC player is in its search mode, the tape speed increases. LABEL information is encoded throughout its length. To examine the length of a label, the

tape speed must be known. In search mode the SAA2032 assesses the speed of labelled tapes. The microcontroller obtains this information via the LT-interface.

The speed information is encoded in 3 variables:

- 1. SVF Speed Validation Flag (HIGH if invalid).
- 2. SC (4..0) Speed counter.
- 3. SR (1..0) Speed Range.

$$\text{Search speed} = 2^{\text{SR}} \times \frac{51.2}{\text{SC}} \times \text{normal speed.}$$

If SC = 0 then search speed > 51.2.

With SR = 0, 1, 2 or 3 and SC = 0 to 31.

If SVF = 1 then SR and SC values are invalid.

Appendix 1 gives a table of the search mode speed control.

Microcontroller (LT) Interface

The SAA2032 is able to exchange information with the microcontroller via the LT-interface. The microcontroller performs as master, the SAA2032 as slave.

Figure 9 gives the operation of the LT-interface.





Fig.4 Signals on interface between Read Amplifier and SAA2032.


Digital equalization for the tape drive processing of the DCC system

SAA2032



$t_{su} > 80$ ns; set-up time VIN before RDCLOCK HIGH.
 Typical frequency for RDCLK = 3.072 MHz.
 Typical frequency for RDSYNC = 307.2 kHz.

Fig.5 Timing.




$t_{d1} = t_{d2}$ = between 0.5 and 1.0 auxiliary block lengths.

Fig.6 Diagram of AENV signal.

Digital equalization for the tape drive processing of the DCC system


SAA2032



t_{d3} = between 4 and 12 auxiliary blocks.

t_{d4} = between 4 and 12 auxiliary blocks.

Fig.7 AENV and LABEL signals.



$t_{d5} = t_{d6}$ = between 4 and 12 auxiliary blocks.

Fig.8 AENV and VIRGIN signals.

Digital equalization for the tape drive processing of the DCC system

SAA2032




Fig.9 Typical operation of the LT-interface.

LTCNT specification

Table 2 Four types of data exchange performed on the interface.

LTCNT1	LTCNT0	LT DATA EXCHANGE MODE		FROM	TO
0	0	data	write	μC	DEQ
0	1	data	read	DEQ	μC
1	0	address	write	μC	DEQ
1	1	mode settings	write	μC	DEQ

Digital equalization for the tape drive processing of the DCC system

SAA2032

Mode Settings Load (LTCNT = 11) (See Fig.10)

The 8-bits transmitted under 'mode settings load' control both the 'operation mode' and the 'data exchange type'.


Table 3 Mode settings; 'operation mode'.

a1	a0	OPERATION MODE
0	0	normal
0	1	test
1	0	search
1	1	off

Table 4 Mode settings; 'data exchange type'.

b1	b0	DATA	EXCHANGE	TYPE
0	0	write	coefficient	data
0	1	read	coefficient	data
1	1	read	envelope	data

Remark post condition: after every communication sequence the data exchange type must be set to "read coefficient data".



Address Information Load (LTCNT = 10) (See Fig.11)

A channel/tap combination can be selected through this type of data exchange.

Co-efficient Data Load (LTCNT = 00) (See Fig.12)

This type of data exchange will overwrite the equalizer tap coefficient of the **current selected** channel/tap combination.

The coefficient data for tap <0000> of the auxiliary channel should always be zero.

Data Read (LTCNT = 01) (See Fig.13)

This type of data exchange will send information from the LTDATA register in the SAA2032 to the microcontroller. Data in the LTDATA register depends upon the current data exchange type.





LTDATA interpretation:

- coefficient data: two's complement coefficient data
- tape speed data
 - d7 = SVF flag
 - d6 to d2 = SC4 to SC0
 - d1, d0 = SR1, SR0.

Tape speed data format is shown in Fig.14.


Digital equalization for the tape drive processing of the DCC system

SAA2032



Digital equalization for the tape drive processing of the DCC system

SAA2032




- $t_{Le} > 120$ ns; minimum LOW time LTENDEQ before transfer.
- $t_{su1} > 20$ ns; set-up time LTCNT0/1 before LTENDEQ HIGH.
- $t_{h1} > 100$ ns; hold time LTCNT0/1 after LTENDEQ HIGH.
- $t_{su2} \geq 0$ ns; set-up time LTCNT0/1 before LTCLK LOW.
- $t_{h2} > 20$ ns; hold time LTENDEQ after LTCLK HIGH.
- $t_{Lc} > 120$ ns; minimum LOW time LTCLK.
- $t_{Hc} > 120$ ns; minimum HIGH time LTCLK.
- $t_{su4} > 200$ ns; set-up time LTCLK before LTENDEQ HIGH.
- $t_{su3} > 100$ ns; set-up time LTDATA before LTCLK HIGH.
- $t_{h3} > 20$ ns; hold time LTDATA after LTCLK HIGH.

Fig.15 Microcontroller to SAA2032 timing.

Digital equalization for the tape drive processing of the DCC system

SAA2032



- $t_{Le} > 120$ ns; minimum LOW time LTENDEQ before transfer.
- $t_{su1} > 20$ ns; set-up time LTCNT0/1 before LTENDEQ HIGH.
- $t_{h1} > 100$ ns; hold time LTCNT0/1 after LTENDEQ HIGH.
- $t_{su2} \geq 0$ ns; set-up time LTCNT0/1 before LTCLK LOW.
- $t_{h2} > 20$ ns; hold time LTENDEQ after LTCLK HIGH.
- $t_{Lc} > 120$ ns; minimum LOW time LTCLK.
- $t_{Hc} > 120$ ns; minimum HIGH time LTCLK.
- $t_{su4} > 200$ ns; set-up time LTCLK before LTENDEQ HIGH.
- $t_{d1} > 300$ ns; maximum delay LTDATA after LTENDEQ HIGH.
- $t_{d2} > 400$ ns; maximum delay LTDATA after LTCLK HIGH.
- $t_{h5} > 160$ ns; hold time LTDATA after LTCLK HIGH.
- $t_{h6} > 0$ ns; hold time LTDA after LTENDEQ LOW.

Fig.16 SAA2032 to Microcontroller timing.

Digital equalization for the tape drive processing of the DCC system

SAA2032

Eye pattern output

To test equalization performance it is possible to output the equalized channels. For this purpose one analog and two digital output signals are provided. Selection of the EYE pattern output is determined by the last channel address sent to the SAA2032.

- DIGEYE: serial data line for 8-bits output value
- VAL: validation signal for data bits
- ANEYE: analog eye voltage output.

The eye outputs are enabled in test mode.

Table 5 Eye outputs.

OPERATION MODE	DIGEYE	ANEYE
Normal	LOW	HIGH
Test	ENABLED	ENABLED
Search	LOW	HIGH
Off	LOW	HIGH

The internal number representation in the SAA2032 is in two's complement. The format of the selected 8-bits will be converted to the off-set-binary format. This means that the MSB of the two's complement number has been inverted. This 8-bit number is shifted out via the DIGEYE output.

Figure 17 gives the eye pattern output timing.




Fig.17 Timing diagram.

Digital equalization for the tape drive processing of the DCC system

SAA2032

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DD}	supply voltage		-0.5	+6.5	V
V_I	input voltage	note 1	-0.5	$V_{DD} + 0.5$	V
I_{SS}	supply current in V_{SS}		-	-100	mA
I_{DD}	supply current in V_{DD}		-	100	mA
I_I	input current		-10	10	mA
I_O	output current		-20	20	mA
P_{tot}	total power dissipation		-	550	mW
T_{stg}	storage temperature		-55	+150	°C
T_{amb}	operating ambient temperature		-40	+85	°C
V_{es1}	electrostatic handling	note 2	-1500	+1500	V
V_{es2}	electrostatic handling	note 3	-70	+70	V

Notes

1. Input voltage should not exceed 6.5 V unless otherwise specified.
2. Equivalent to discharging a 100 pF capacitor through a 1.5 k Ω series resistor.
3. Equivalent to discharging a 200 pF capacitor through a 0 Ω series resistor.

DC CHARACTERISTICS

$V_{DD} = 3.8$ to 5.5 V; $T_{amb} = -40$ to $+85$ °C; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supply						
V_{DD}	supply voltage		3.8	5.0	5.5	V
V_{DDAD}	supply voltage for ADC	note 1	3.8	5.0	5.5	V
I_{DD}	supply current	$V_{DD} = 5$ V; note 2	-	22	26	mA
		$V_{DD} = 3.8$ V; note 2	-	12	14	mA
I_{DDAD}	supply current for ADC	$V_{DDAD} = 5$ V	-	11	13	mA
		$V_{DDAD} = 3.8$ V	-	5	7	mA
I_{OP}	operating current	note 3	1.3	1.9	3.4	mA
Inputs f24, LTCLK, LTCNT0, LTCNT1 and LTENDEQ						
V_{IL}	LOW level input voltage		0	-	$0.3V_{DD}$	V
V_{IH}	HIGH level input voltage		$0.7V_{DD}$	-	V_{DD}	V
I_I	input current	$V_I = 0$ V; $T_{amb} = 25$ °C	-	-	-10	μ A
		$V_I = V_{DD}$; $T_{amb} = 25$ °C	-	-	10	μ A
Input REFP						
V_{refp}	reference voltage		2.7	3.1	3.4	V
Input REFN						
V_{refn}	reference voltage		0.7	1.0	1.4	V

Digital equalization for the tape drive processing of the DCC system

SAA2032

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Inputs REFP and REFN						
ΔV_{ref}	reference voltage difference between REFP and REFN		2	2.1	2.7	V
Input VIN						
$V_{I(p-p)}$	input voltage (peak-to-peak)		V_{refn}	–	V_{refp}	V
I_I	input current		–	–	100	μA
Digital outputs						
V_{OL}	LOW level output voltage	note 4	–	–	0.4	V
V_{OH}	HIGH level output voltage	note 4	$V_{DD} - 0.5$	–	–	V
Output ANEYE						
V_O	output voltage	note 4	–	–	V_{DDAD}	V
V_O	output voltage range	note 4	–	1.1	–	V
Input/output LTDATA						
V_{OL}	LOW level output voltage	$I_O = -3 \text{ mA}$	–	–	0.4	V
V_{OH}	HIGH level output voltage	$I_O = 2 \text{ mA}$	$V_{DD} - 0.5$	–	–	V
I_{OZ}	leakage current with outputs in 3-state	$V_I = 0 \text{ V}; T_{amb} = 25 \text{ }^\circ\text{C}$	–	–	10	μA
		$V_I = V_{DD}; T_{amb} = 25 \text{ }^\circ\text{C}$	–	–	10	μA
V_{IL}	LOW level input voltage		–	–	$0.3V_{DD}$	V
V_{IH}	HIGH level input voltage		$0.7V_{DD}$	–	–	V

Notes

- V_{DDAD} should never be lower than $V_{DD} - 0.2 \text{ V}$.
- For load impedances in a typical application circuit.
- Operating reference current for the specified range of V_{refp} allowing for the tolerance on the internal resistor.
- For outputs DIGEYE, RDSYNC, RDCLK, CH0 to CH7, AUX and VAL the maximum load current is 1 mA. For ANEYE output the maximum load current is 10 μA . For VIRGIN, LABEL and AENV the maximum load current is 2 mA.

Digital equalization for the tape drive processing of the DCC system

SAA2032

AC CHARACTERISTICS

$V_{DD} = 3.8$ to 5.5 V; $T_{amb} = -40$ to 85 °C; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
VIN						
C_i	input capacitance		–	–	15	pF
All digital inputs						
C_i	input capacitance		–	–	10	pF
Clock input f24						
f	clock frequency		23	24.576	26	MHz
t_p	pulse width LOW or HIGH		10	–	–	ns
Inputs LTCLK, LTENDEQ, LTCNT0 and LTCNT1						
t_{su}	set-up time to f24	note 1	10	–	–	ns
t_h	hold time from f24	note 1	30	–	–	ns
All outputs						
C_i	input capacitance		–	–	10	pF
C_L	load capacitance		–	–	50	pF
t_d	propagation delay time from f24	note 1	–	–	80	ns
Input/output LTDATA						
C_i	input capacitance		–	–	10	pF
C_L	load capacitance		–	–	50	pF
t_d	propagation delay time from f24		–	–	80	ns
t_{su}	set-up time to f24	note 1	10	–	–	ns
t_h	hold time from f24	note 1	30	–	–	ns

Note

1. LOW-to-HIGH transition.

Digital equalization for the tape drive processing of the DCC system

SAA2032

CONVERTER CHARACTERISTICS

$V_{DD} = 3.8$ to 5.5 V; $T_{amb} = -40$ to 85 °C; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Analog-to-Digital Converter; VIN						
	resolution		–	7	–	bits
	conversion data available after		–	$2 \times t_{cy}$	–	
	effective input bandwidth	6-bit resolution at $f_s = 3.1$ MHz	0.5	–	–	MHz
	differential non-linearity		–	–	± 0.99	LSB
V_{refn}	reference voltage at VREFN	note 1	0.7	1.0	1.4	V
V_{refp}	reference voltage at VREFP		2.7	3.1	3.4	V
ΔV_{ref}	reference voltage difference between REFP and REFN		2	2.1	2.7	V
V_i	input voltage		V_{refn}	–	V_{refp}	V
S+THD/N	signal-to-total harmonic distortion and noise ratio	note 2	21	–	–	dB
C_i	input capacitance		–	–	15	pF
I_i	input current (DC)	note 3	–	–	100	μ A
Digital-to-analog converter; output ANEYE						
	resolution		–	6	–	bits
V_o	output voltage	note 4	–	–	V_{DDAD}	V
V_o	output voltage range	note 4	–	1.1	–	V

Notes

- V_{refp} is supplied externally.
 V_{refn} is derived internally and set to $\frac{1}{3}V_{refp}$.
 V_{refn} must be decoupled externally at pin 6 via a 100 nF capacitor.
- Signal level (f_s) –20 dB, at any DC level within the input voltage range.
- The output impedance of the analog input signal source must be $<150 \Omega$.
- Load impedance ≥ 1 M Ω .

Digital equalization for the tape drive processing of the DCC system

SAA2032

APPENDIX 1

Search Mode Speed Control Interface

In search mode the SAA2032 measures the tape speed. The tape speed is encapsulated in the variables:

- SVF Speed Validation Flag; is HIGH if NOT valid
- SC Speed Counter
- SR Speed Range.

The values in Table 6 represent the speed in multiples of the nominal tape speed of 4.76 cm/s.

Table 6 Speed in multiples of nominal tape speed.

SC[4 .. 0]	SR[1 .. 0]				REMARKS
	0	1	2	3	
0	>51.20	>102.40	>204.80	>409.60	shift to higher speed range
1	51.20	102.40	204.80	409.60	
2	25.60	51.20	102.40	204.80	
3	17.07	34.13	68.27	136.53	
4	12.80	25.60	51.20	102.40	
5	10.24	20.48	40.96	81.92	
6	8.53	17.07	34.13	68.27	
7	7.31	14.63	29.26	58.51	
8	6.40	12.80	25.60	51.20	normal working area
9	5.69	11.38	22.76	45.51	
10	5.12	10.24	20.48	40.96	
11	4.65	9.31	18.62	37.24	
12	4.27	8.53	17.07	34.13	
13	3.94	7.88	15.75	31.51	
14	3.66	7.31	14.63	29.26	
15	3.41	6.83	13.65	27.31	
16	3.20	6.40	12.80	25.60	
17	3.01	6.02	12.05	24.09	

Digital equalization for the tape drive processing of the DCC system


SAA2032

SC[4 .. 0]	SR[1 .. 0]				REMARKS
	0	1	2	3	
18	2.84	5.69	11.38	22.76	shift to lower speed range
19	2.69	5.39	10.78	21.56	
20	2.56	5.12	10.24	20.48	
21	2.44	4.88	9.75	19.50	
22	2.33	4.65	9.31	18.62	
23	2.23	4.45	8.90	17.81	
24	2.13	4.27	8.53	17.07	
25	2.05	4.10	8.19	16.38	
26	1.97	3.94	7.88	15.75	
27	1.90	3.79	7.59	15.17	
28	1.83	3.66	7.31	14.63	
29	1.77	3.53	7.06	14.12	
30	1.71	4.41	6.83	13.65	
31	1.65	3.30	6.61	13.21	

Digital equalization for the tape drive processing of the DCC system

SAA2032

PACKAGE OUTLINE



Digital equalization for the tape drive processing of the DCC system

SAA2032

SOLDERING

Quad flat-packs

BY WAVE

During placement and before soldering, the component must be fixed with a droplet of adhesive. After curing the adhesive, the component can be soldered. The adhesive can be applied by screen printing, pin transfer or syringe dispensing.

Maximum permissible solder temperature is 260 °C, and maximum duration of package immersion in solder bath is 10 s, if allowed to cool to less than 150 °C within 6 s. Typical dwell time is 4 s at 250 °C.

A modified wave soldering technique is recommended using two waves (dual-wave), in which, in a turbulent wave with high upward pressure is followed by a smooth laminar wave. Using a mildly-activated flux eliminates the need for removal of corrosive residues in most applications.

BY SOLDER PASTE REFLOW

Reflow soldering requires the solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the substrate by screen printing, stencilling or pressure-syringe dispensing before device placement.

Several techniques exist for reflowing; for example, thermal conduction by heated belt, infrared, and vapour-phase reflow. Dwell times vary between 50 and 300 s according to method. Typical reflow temperatures range from 215 to 250 °C.

Preheating is necessary to dry the paste and evaporate the binding agent. Preheating duration: 45 min at 45 °C.

REPAIRING SOLDERED JOINTS (BY HAND-HELD SOLDERING IRON OR PULSE-HEATED SOLDER TOOL)

Fix the component by first soldering two, diagonally opposite, end pins. Apply the heating tool to the flat part of the pin only. Contact time must be limited to 10 s at up to 300 °C. When using proper tools, all other pins can be soldered in one operation within 2 to 5 s at between 270 and 320 °C. (Pulse-heated soldering is not recommended for SO packages.)

For pulse-heated solder tool (resistance) soldering of VSO packages, solder is applied to the substrate by dipping or by an extra thick tin/lead plating before package placement.

Digital equalization for the tape drive processing of the DCC system

SAA2032

DEFINITIONS

Data sheet status	
Objective specification	This data sheet contains target or goal specifications for product development.
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.
Product specification	This data sheet contains final product specifications.
Limiting values	
Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress rating only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.	
Application information	
Where application information is given, it is advisory and does not form part of the specification.	

LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.



The Digital Compact Cassette logo is a registered trade mark of Philips Electronics N.V.

Digital equalization for the tape
drive processing of the DCC system

SAA2032

NOTES

Digital equalization for the tape
drive processing of the DCC system

SAA2032

NOTES

Philips Semiconductors – a worldwide company

Argentina: IEROD, Av. Juramento 1992 - 14.b, (1428)
BUENOS AIRES, Tel. (541)786 7633, Fax. (541)786 9367

Australia: 34 Waterloo Road, NORTH RYDE, NSW 2113,
Tel. (02)805 4455, Fax. (02)805 4466

Austria: Triester Str. 64, A-1101 WIEN, P.O. Box 213,
Tel. (01)60 101-1236, Fax. (01)60 101-1211

Belgium: Postbus 90050, 5600 PB EINDHOVEN, The Netherlands,
Tel. (31)40 783 749, Fax. (31)40 788 399

Brazil: Rua do Rocio 220 - 5th floor, Suite 51,
CEP: 04552-903-SÃO PAULO-SP, Brazil.
P.O. Box 7383 (01064-970).
Tel. (011)829-1166, Fax. (011)829-1849

Canada: INTEGRATED CIRCUITS:
Tel. (800)234-7381, Fax. (708)296-8556
DISCRETE SEMICONDUCTORS: 601 Milner Ave,
SCARBOROUGH, ONTARIO, M1B 1M8,
Tel. (416)292 5161 ext. 2336, Fax. (416)292 4477

Chile: Av. Santa Maria 0760, SANTIAGO,
Tel. (02)773 816, Fax. (02)777 6730

Colombia: Carrera 21 No. 56-17, BOGOTA, D.E., P.O. Box 77621,
Tel. (571)217 4609, Fax. (01)217 4549

Denmark: Prags Boulevard 80, PB 1919, DK-2300 COPENHAGEN S,
Tel. (032)88 2636, Fax. (031)57 1949

Finland: Sinikalliontie 3, FIN-02630 ESPOO,
Tel. (9)0-50261, Fax. (9)0-520971

France: 4 Rue du Port-aux-Vins, BP317,
92156 SURESNES Cedex,
Tel. (01)4099 6161, Fax. (01)4099 6427

Germany: P.O. Box 10 63 23, 20095 HAMBURG ,
Tel. (040)3296-0, Fax. (040)3296 213

Greece: No. 15, 25th March Street, GR 17778 TAVROS,
Tel. (01)4894 339/4894 911, Fax. (01)4814 240

Hong Kong: 15/F Philips Ind. Bldg., 24-28 Kung Yip St.,
KWAI CHUNG, Tel. (0)4245 121, Fax. (0)4806 960

India: PEICO ELECTRONICS & ELECTRICALS Ltd.,
Components Dept., Shivsagar Estate, Block 'A',
Dr. Annie Besant Rd., Worli, BOMBAY 400 018,
Tel. (022)4938 541, Fax. (022)4938 722

Indonesia: Philips House, Jalan H.R. Rasuna Said Kav. 3-4,
P.O. Box 4252, JAKARTA 12950,
Tel. (021)5201 122, Fax. (021)5205 189

Ireland: Newstead, Clonskeagh, DUBLIN 14,
Tel. (01)640 000, Fax. (01)640 200

Italy: Viale F. Testi, 327, 20162 MILANO,
Tel. (02)6752.1, Fax. (02)6752.3350

Japan: Philips Bldg 13-37, Kohnan2-chome, Minato-ku, KOKIO 108,
Tel. (03)3740 5101, Fax. (03)3740 0570

Korea: (Republic of) Philips House, 260-199 Itaewon-dong,
Yongsan-ku, SEOUL, Tel. (02)794-5011, Fax. (02)798-8022

Malaysia: No. 76 Jalan Universiti, 46200 PETALING JAYA,
SELANGOR, Tel. (03)757 5511, Fax. (03)757 4880

Mexico: Philips Components, 5900 Gateway East, Suite 200,
EL PASO, TX 79905, Tel. 9-5(800)234-7381, Fax. (708)296-8556

Netherlands: Postbus 90050, 5600 PB EINDHOVEN,
Tel. (040)78 37 49, Fax. (040)78 83 99

New Zealand: 2 Wagener Place, C.P.O. Box 1041, AUCKLAND,
Tel. (09)849-4160, Fax. (09)849-7811

Norway: Box 1, Manglerud 0612, OSLO,
Tel. (22)74 8000, Fax. (22)74 8341

Pakistan: Philips Markaz, M.A. Jinnah Rd., KARACHI 3,
Tel. (021)577 039, Fax. (021)569 1832

Philippines: PHILIPS SEMICONDUCTORS PHILIPPINES Inc,
106 Valero St. Salcedo Village, P.O. Box 911, MAKATI,
Metro MANILA, Tel. (02)810 0161, Fax. (02)817 3474

Portugal: Av. Eng. Duarte Pacheco 6, 1009 LISBOA Codex,
Tel. (01)683 121, Fax. (01)658 013

Singapore: Lorong 1, Toa Payoh, SINGAPORE 1231,
Tel. (65)350 2000, Fax. (65)251 6500

South Africa: 195-215 Main Road, Martindale,
P.O. Box 7430, JOHANNESBURG 2000,
Tel. (011)470-5433, Fax. (011)470-5494

Spain: Balmes 22, 08007 BARCELONA,
Tel. (03)301 6312, Fax. (03)301 42 43

Sweden: Kottbygatan 7, Akalla. S-164 85 STOCKHOLM,
Tel. (0)8-632 2000, Fax. (0)8-632 2745

Switzerland: Allmendstrasse 140, CH-8027 ZÜRICH,
Tel. (01)488 2211, Fax. (01)481 7730

Taiwan: 69, Min Sheng East Road, Sec 3, P.O. Box 22978,
TAIPEI 10446, Tel. (2)509 7666, Fax. (2)500 5899

Thailand: PHILIPS ELECTRONICS (THAILAND) Ltd.,
60/14 MOO 11, Bangna - Trad Road Km. 3
Prakanong, BANGKOK 10260,
Tel. (2)399-3280 to 9, (2)398-2083, Fax. (2)398-2080

Turkey: Talatpasa Cad. No. 5, 80640 LEVENT/ISTANBUL,
Tel. (0212)279 2770, Fax. (0212)269 3094

United Kingdom: Philips Semiconductors Limited, P.O. Box 65,
Philips House, Torrington Place, LONDON, WC1E 7HD,
Tel. (071)436 41 44, Fax. (071)323 03 42

United States: INTEGRATED CIRCUITS:
811 East Arques Avenue, SUNNYVALE, CA 94088-3409,
Tel. (800)234-7381, Fax. (708)296-8556
DISCRETE SEMICONDUCTORS: 2001 West Blue Heron Blvd.,
P.O. Box 10330, RIVIERA BEACH, FLORIDA 33404,
Tel. (800)447-3762 and (407)881-3200, Fax. (407)881-3300

Uruguay: Coronel Mora 433, MONTEVIDEO,
Tel. (02)70-4044, Fax. (02)92 0601

For all other countries apply to: Philips Semiconductors,
International Marketing and Sales, Building BAF-1,
P.O. Box 218, 5600 MD, EINDHOVEN, The Netherlands,
Telex 35000 phtcnl, Fax. +31-40-724825

SCD28

© Philips Electronics N.V. 1994

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Philips Semiconductors



PHILIPS