

# **SLA9000F Series**

- ●High speed, high integration gate array.
- ●Number of gates mounted: 2.7K to 44K gates.

### **■ DESCRIPTION**

The SLA9000F series is a SOG type CMOS gate which has realized high speed, high integration and high driving capability. This series is offered with 2,784 to 44,070 gates to ensure an optimum application for any mid size high speed systems.

This series is designed to operate on both 5 V and 3 V systems to correspond to increasing low-voltage oriented applications. Simplified level shifter cell is available on this series. And, the  $\mu$ A order low noise output cell of the series has made it suitable for small size, handy equipments and many other applications.

#### **■ FEATURES**

- Super-high density (adopting 1.0μm silicon gate CMOS with 2-metal layer)
- High-speed operation (operation delay of internal gate = 0.3ns at 5.0V, 2-input Power NAND standard)
- Simplified level shifter cells available
- Output drivability (IoL = 0.1, 2, 6, 12, 24 mA when 5.0V, IoL = 0.1, 1, 3, 6, 12mA when 3.3V)
- On-chip RAM available
- Low noise output cells available

## **■ PRODUCT LINEUP**

	SLA902F	SLA904F	SLA907F	SLA909F	SLA913F	SLA919F	SLA927F	SLA944F
aw Gates)	2,784	4,392	7,872	9,540	13,144	19,350	27,234	44,070
	1,809	2,854	4,723	5,724	7,229	10,642	13,617	22,035
ADs	80	100	128	144	160	184	208	256
Internal Gates	tpd = 0.30ns (standard at 5.0V), tpd = 0.43ns (standard at 3.3V)							
Input Buffers	tpd = 0.91ns (standard at 5.0V), tpd = 1.08ns (standard at 3.3V)							
Output Buffers	tpd = 3.5ns (standard at 5.0V), tpd = 4.2ns (standard at 3.3V) CL = 50pF							
	TTL, CMOS							
	TTL, CMOS, Pull-up/Pull-down, Schmitt, 3.0/3.3/5.0V Level interface							
	Normal, Open drain, 3-state, Bi-directional, 3.0/3.3/5.0V Level interface							
	Internal Gates Input Buffers	2,784 1,809 DS 80 Internal Gates Input Buffers	2,784 4,392 1,809 2,854  DS 80 100 Internal Gates tpd = 0 Input Buffers tpd = 3.5ns  TTL, CM	2,784 4,392 7,872 1,809 2,854 4,723 1,809 100 128 Internal Gates tpd = 0.30ns (stand Input Buffers tpd = 0.91ns (stand Output Buffers tpd = 3.5ns (standard at TTL, CMOS, Pull-up/F	aw Gates) 2,784 4,392 7,872 9,540 1,809 2,854 4,723 5,724  ADS 80 100 128 144  Internal Gates tpd = 0.30ns (standard at 5.0V), Input Buffers tpd = 0.91ns (standard at 5.0V), Output Buffers tpd = 3.5ns (standard at 5.0V), tpd =  TTL, CMOS, Pull-up/Pull-down, Sc	Aw Gates) 2,784 4,392 7,872 9,540 13,144 1,809 2,854 4,723 5,724 7,229 ADS 80 100 128 144 160 Internal Gates tpd = 0.30ns (standard at 5.0V), tpd = 0.43ns Input Buffers tpd = 0.91ns (standard at 5.0V), tpd = 1.08ns Output Buffers tpd = 3.5ns (standard at 5.0V), tpd = 4.2ns (standard at 5.0V), tpd = 4.2ns (standard at 5.0V), tpd = 7.00S TTL, CMOS, Pull-up/Pull-down, Schmitt, 3.0/3.3	aw Gates) 2,784 4,392 7,872 9,540 13,144 19,350 1,809 2,854 4,723 5,724 7,229 10,642  ADS 80 100 128 144 160 184  Internal Gates tpd = 0.30ns (standard at 5.0V), tpd = 0.43ns (standard at 3.10) Input Buffers tpd = 0.91ns (standard at 5.0V), tpd = 1.08ns (standard at 3.3V) C  TTL, CMOS  TTL, CMOS, Pull-up/Pull-down, Schmitt, 3.0/3.3/5.0V Level in	Aw Gates) 2,784 4,392 7,872 9,540 13,144 19,350 27,234 1,809 2,854 4,723 5,724 7,229 10,642 13,617 NDS 80 100 128 144 160 184 208 Internal Gates tpd = 0.30ns (standard at 5.0V), tpd = 0.43ns (standard at 3.3V) Input Buffers tpd = 0.91ns (standard at 5.0V), tpd = 1.08ns (standard at 3.3V) Tpd = 3.5ns (standard at 5.0V), tpd = 4.2ns (standard at 3.3V) CL = 50pF TTL, CMOS  TTL, CMOS, Pull-up/Pull-down, Schmitt, 3.0/3.3/5.0V Level interface

#### **NOTICE**

No part of this material may be reproduced or duplicated in any form or by any means without the written permission of Seiko Epson. Seiko Epson reserves the right to make changes to this material without notice. Seiko Epson does not assume any liability of any kind arising out of any inaccuracies contained in this material or due to its application or use in any product or circuit and, further, there is no representation that this material is applicable to products requiring high level reliability, such as, medical products. Moreover, no license to any intellectual property rights is granted by implication or otherwise, and there is no representation or warranty that anything made in accordance with this material will be free from any patent or copyright infringement of a third party. This material or portions thereof may contain technology or the subject relating to strategic products under the control of the Foreign Exchange and Foreign Trade Control Law of Japan and may require an export license from the Ministry of International Trade and Industry or other approval from another government agency.

©Seiko Epson Corporation 1999 All rights reserved.

