

16K Military

X2816AM

2048 x 8 Bit

Electrically Erasable PROM

FEATURES


- Simple Byte Write Operation
 - -No High Voltages Necessary
 - -Single TTL Level WE Signal Modifies Data
 - -Internally Latched Address and Data
 - -Self Timed Write
 - -Noise Protected WE Pin
- Reliable N-Channel Floating Gate MOS Technology
- Single 5V Supply
- Byte Write Time: 10 ms Max.
- Fast Access Time: 300 ns Max.
- Low Power Dissipation
 - -Active Current: 140 mA Max.
 - -Standby Current: 60 mA Max.
- JEDEC Approved Byte-Wide Pinout

DESCRIPTION

The Xicor X2816A is a 2K x 8 E²PROM, fabricated with the same reliable N-channel floating gate MOS technology used in all Xicor 5V programmable nonvolatile memories. The X2816A features the JEDEC approved pinout for byte-wide memories, compatible with industry standard RAMs, ROMs, and EPROMs.

Xicor E2PROMs are designed and tested for applications requiring extended endurance. Refer to Device Operation for further endurance information. Data retention is specified to be greater than 100 years.


PIN CONFIGURATIONS



PIN NAMES

Address Inputs
Data Input/Output
Write Enable
Chip Enable
Output Enable
+ 5V
Ground
No Connect

FUNCTIONAL DIAGRAM



ABSOLUTE MAXIMUM RATINGS*

Temperature Under Bias65°C to +135	5°C
Storage Temperature65°C to +150	٣C
Voltage on any Pin with Respect to Ground	
Respect to Ground	7V
D.C. Output Current	mΑ
Lead Temperature	
Lead Temperature (Soldering, 10 Seconds)	۳C

*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. OPERATING CHARACTERISTICS

 $T_A = -55^{\circ}\text{C}$ to $+125^{\circ}\text{C}$, $V_{CC} = +5V \pm 10\%$, unless otherwise specified.

Symbol	Parameter	Limits		Units	Test Conditions
Oyiii.DOI	T di dillotto	Min.	Max.		. Test containing
Icc	V _{CC} Current (Active)		140	mA	CE = OE = V _{IL} All I/O's = Open Other Inputs = V _{CC}
I _{SB}	V _{CC} Current (Standby)		60	mA	CE = V _{IH} , OE = V _{IL} All I/O's = Open Other Inputs = V _{CC}
ILI	Input Leakage Current		10	μΑ	$V_{IN} = GND \text{ to } V_{CC}$
llo	Output Leakage Current		10	μΑ	$V_{OUT} = GND \text{ to } V_{CC}$
V _{IL}	Input Low Voltage	-1.0	0.8	V	
V _{IH}	Input High Voltage	2.2	V _{CC} + 1.0	٧	
V _{OL}	Output Low Voltage		0.4	٧	I _{OL} = 2.1 mA
V _{OH}	Output High Voltage	2.4		٧	I _{OH} = -400 μA

CAPACITANCE $T_A = 25^{\circ}C$, f = 1.0 MHz, $V_{CC} = 5V$

Symbol	Test	Max.	Units	Conditions
C _{I/O} (1)	Input/Output Capacitance	10	ρF	$V_{I/O} = 0V$
C _{IN} (1)	Input Capacitance	6	pF	$V_{IN} = 0V$

A.C. CONDITIONS OF TEST

Input Pulse Levels	0V to 3.0V
Input Rise and Fall Times	10 ns
Input and Output Timing Levels	1.5V
Output Load	1 TTL Gate and C _L = 100 pF

MODE SELECTION

CE	ŌĒ	WE	Mode	1/0	Power
L	L	Н	Read	D _{OUT}	Active
L	Н	L	Write	D _{IN}	Active
Н	×	X	Standby and Write Inhibit	High Z	Standby
X	L	Х	Write Inhibit	_	_
X	Х	Н	Write Inhibit	_	_

Note: (1) This parameter is periodically sampled and not 100% tested.


A.C. CHARACTERISTICS

 $T_A = -55^{\circ}\text{C}$ to $+125^{\circ}\text{C}$, $V_{CC} = +5V \pm 10\%$, unless otherwise specified.

Read Cycle Limits

		X2816AM		X2816AM		X2816	6AM-35	X2816	AM-45	Units
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.			
t _{RC}	Read Cycle Time	300		350		450		ns		
tCE	Chip Enable Access Time		300		350		450	ns		
t _{AA}	Address Access Time		300		350		450	ns		
t _{OE}	Output Enable Access Time		120		135		150	ns		
t _{LZ}	Chip Enable to Output in Low Z	10		10		10		ns		
t _{HZ} (2)	Chip Disable to Output in High Z	10	100	10	150	10	150	ns		
tolz	Output Enable to Output in Low Z	50		50		50		ns		
t _{OHZ} (2)	Output Disable to Output in High Z	10	100	10	150	10	150	ns		
t _{OH}	Output Hold from Address Change	20		20		20		ns		

Read Cycle




Note: (2) t_{HZ} and t_{OHZ} are measured from the point when \overline{CE} or \overline{OE} return high (whichever occurs first) to the time when the outputs are no longer driven.

X2816AM


Write Cycle Limits

Symbol	Parameter	X2816AM X2816AM-35		2816AM X2816AM-35 X2816AM-4		X2816AM-45		Units
Symbol	rarameter	Min.	Max.	Min.	Max.	Min.	Max.	Oille
t _{WC}	Write Cycle Time	10		10		10		ms
t _{AS}	Address Setup Time	10		10		10		ns
t _{AH}	Address Hold Time	150		150		150		ns
t _{CS}	Write Setup Time	0		0		0		ns
t _{CH}	Write Hold Time	0		0		0		ns
t _{CW}	Chip Enable to End of Write Input	150		175		230		ns
t _{OES}	Output Enable Setup Time	10		10		10		ns
t _{OEH}	Output Enable Hold Time	10		10		10		ns
twp	Write Pulse Width	150		175		230		ns
t _{WPH}	Write Control Recovery	50		50		50		ns
t _{DV}	Data Valid Time		1		1		1	μs
t _{DS}	Data Setup Time	135		175		230		ns
t _{DH}	Data Hold Time	15		20		30		ns

WE Controlled Write Cycle



CE Controlled Write Cycle



PIN DESCRIPTIONS

Addresses (A₀-A₁₀)

The Address inputs select an 8-bit memory location during a read or write operation.

Chip Enable (CE)

The Chip Enable input must be LOW to enable all read/write operations. When $\overline{\text{CE}}$ is HIGH, power consumption is reduced.

Output Enable (OE)

The Output Enable input controls the data output buffers and is used to initiate read operations.

Data In/Data Out (I/O₀-I/O₇)

Data is written to or read from the X2816A through the I/O pins.

Write Enable (WE)

The Write Enable input controls the writing of data to the X2816A.

DEVICE OPERATION

Read

Read operations are initiated by both \overline{OE} and \overline{CE} LOW. The read operation is terminated by either \overline{CE} or \overline{OE} returning HIGH. This 2-line control architecture eliminates bus contention in a system environment. The data bus will be in a high impedance state when either \overline{OE} or \overline{CE} is HIGH.

Write

Write operations are initiated when both \overline{CE} and \overline{WE} are LOW and \overline{OE} is HIGH. The X2816A supports both a \overline{CE} and \overline{WE} controlled write cycle. That is, the address is latched by the falling edge of either \overline{CE} or \overline{WE} , whichever occurs last. Similarly, the data is latched internally by the rising edge of either \overline{CE} or \overline{WE} , whichever occurs first.

A byte write operation, once initiated, will automatically continue to completion, typically within 5 ms. In order to take advantage of the typical write time as opposed to the maximum specified time, the user can poll the X2816A. The I/O pins are placed in the high impedance state during the internal programming cycle. Once the internal cycle is complete, the X2816A may be accessed without any limitations. Therefore, the host can poll an address with known data (preferably with zeroes), as soon as a compare is true, the X2816A is ready for another write cycle.

WRITE PROTECTION

There are three features that protect the nonvolatile data from inadvertent writes.

- Noise Protection—A WE pulse of less than 20 ns will not initiate a write cycle.
- V_{CC} Sense—All functions are inhibited when V_{CC} is ≤3V, typically.

ENDURANCE

Xicor E²PROMs are designed and tested for applications requiring extended endurance. The process average for endurance of Xicor E²PROMs is approximately ½ million cycles, as documented in RR504, the Xicor Reliability Report on Endurance. Included in that report is a method for determining the expected endurance of the device based upon the specific application environment. RR504 and additional reliability reports are available from Xicor.

SYSTEM CONSIDERATIONS

Because the X2816A is frequently used in large memory arrays it is provided with a two line control architecture for both read and write operations. Proper usage can provide the lowest possible power dissipation and eliminate the possibility of contention where multiple I/O pins share the same bus.

To gain the most benefit it is recommended that \overline{CE} be decoded from the address bus and be used as the primary device selection input. Both \overline{OE} and \overline{WE} would then be common among all devices in the array. For a read operation this assures that all deselected devices are in their standby mode and that only the selected device(s) is outputting data on the bus.

Because the X2816A has two power modes, standby and active, proper decoupling of the memory array is

of prime concern. Enabling $\overline{\text{CE}}$ will cause transient current spikes. The magnitude of these spikes is dependent on the output capacitive loading of the I/Os. Therefore, the larger the array sharing a common bus, the larger the transient spikes. The voltage peaks associated with the current transients can be suppressed by the proper selection and placement of decoupling capacitors. As a minimum, it is recommended that a 0.1 μF high frequency ceramic capacitor be used between V_{CC} and GND at each device. Depending on the size of the array, the value of the capacitor may have to be larger.


In addition, it is recommended that a 4.7 μ F electrolytic bulk capacitor be placed between V_{CC} and GND for each eight devices employed in the array. This bulk capacitor is employed to overcome the voltage droop caused by the inductive effects of the PC board traces.

SYMBOL TABLE


WAVEFORM	INPUTS Must be steady	OUTPUTS Will be steady
	May change from Low to High	Will change from Low to High
	May change from High to Low	Will change from High to Low
XXXX	Don't Care: Changes Allowed	Changing: State Not Known
⋙ ⋘	N/A	Center Line is High Impedance

X2816AM

Normalized Active Supply Current vs. Ambient Temperature



Normalized Standby Supply Current vs. Ambient Temperature



Normalized Access Time vs. Ambient Temperature

