

Document Title

128Kx18-Bit Synchronous Pipelined Burst SRAM

Revision History

<u>Rev. No.</u>	<u>History</u>	<u>Draft Date</u>	<u>Remark</u>
0.0	Initial draft	Sep. 16. 1998	Preliminary
1.0	Final spec release.	Nov. 16. 1998	Final
2.0	Add VDDQ Supply voltage( 2.5V )	Dec. 02. 1998	Final

---

The attached data sheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions on the parameters of this device. If you have any questions, please contact the SAMSUNG branch office near your office, call or contact Headquarters.

---

128Kx18-Bit Synchronous Pipelined Burst SRAM

FEATURES

- Synchronous Operation.
- 2 Stage Pipelined operation with 4 Burst.
- On-Chip Address Counter.
- Self-Timed Write Cycle.
- On-Chip Address and Control Registers.
- $V_{DD} = 3.3V \pm 0.3V / -0.165V$  Power Supply.
- $V_{DDQ}$  Supply Voltage  $3.3V \pm 0.3V / -0.165V$  for 3.3V I/O or  $2.5V \pm 0.4V / -0.125V$  for 2.5V I/O.
- 5V Tolerant Inputs Except I/O Pins.
- Byte Writable Function.
- Global Write Enable Controls a full bus-width write.
- Power Down State via ZZ Signal.
- LBO Pin allows a choice of either a interleaved burst or a linear burst.
- Three Chip Enables for simple depth expansion with No Data Contention ; 2 cycle Enable, 1 cycle Disable.
- Asynchronous Output Enable Control.
- ADSP, ADSC, ADV Burst Control Pins.
- TTL-Level Three-State Output.
- 100-TQFP-1420A

FAST ACCESS TIMES

PARAMETER	Symbol	-22	-20	-18	-16	-15	-14	Unit
Cycle Time	t <sub>vc</sub>	4.4	5.0	5.4	6.0	6.7	7.2	ns
Clock Access Time	t <sub>cd</sub>	3.1	3.1	3.1	3.5	3.8	4.0	ns
Output Enable Access Time	t <sub>oe</sub>	3.1	3.1	3.1	3.5	3.8	4.0	ns

GENERAL DESCRIPTION

The K7A201800A is a 2,359,296-bit Synchronous Static Random Access Memory designed for high performance second level cache of Pentium and Power PC based System.

It is organized as 128K words of 18bits and integrates address and control registers, a 2-bit burst address counter and added some new functions for high performance cache RAM applications;  $\overline{GW}$ ,  $\overline{BW}$ ,  $\overline{LBO}$ , ZZ. Write cycles are internally self-timed and synchronous.

Full bus-width write is done by  $\overline{GW}$ , and each byte write is performed by the combination of  $\overline{WEx}$  and  $\overline{BW}$  when  $\overline{GW}$  is high. And with  $\overline{CS1}$  high,  $\overline{ADSP}$  is blocked to control signals.


Burst cycle can be initiated with either the address status processor(ADSP) or address status cache controller(ADSC) inputs. Subsequent burst addresses are generated internally in the system's burst sequence and are controlled by the burst address advance(ADV) input.

$\overline{LBO}$  pin is DC operated and determines burst sequence(linear or interleaved).


ZZ pin controls Power Down State and reduces Stand-by current regardless of CLK.

The K7A201800A is fabricated using SAMSUNG's high performance CMOS technology and is available in a 100pin TQFP package. Multiple power and ground pins are utilized to minimize ground bounce.

LOGIC BLOCK DIAGRAM



PIN CONFIGURATION(TOP VIEW)



PIN NAME

SYMBOL	PIN NAME	TQFP PIN No.	SYMBOL	PIN NAME	TQFP PIN No.
A0 - A16	Address Inputs	32,33,34,35,36,37,44,45,46,47,48,49,80,81,82,99,100	VDD	Power Supply(+3.3V)	15,41,65,91
			VSS	Ground	17,40,67,90
			N.C.	No Connect	1,2,3,6,7,14,16,25,28,29,30,38,39,42,43,50,51,52,53,56,57,66,75,78,79,95,96
ADV	Burst Address Advance	83			
ADSP	Address Status Processor	84	DQ a0~a7	Data Inputs/Outputs	58,59,62,63,68,69,72,7,38,9,12,13,18,19,22,23
ADSC	Address Status Controller	85	DQ b0~b7		74,24
CLK	Clock	89	DQP a,Pb		
CS1	Chip Select	98	VDDQ	Output Power Supply (2.5V or 3.3V)	4,11,20,27,54,61,70,77
CS2	Chip Select	97	VSSQ	Output Ground	5,10,21,26,55,60,71,76
CS2	Chip Select	92			
WE x	Byte Write Inputs	93,94			
OE	Output Enable	86			
GW	Global Write Enable	88			
BW	Byte Write Enable	87			
ZZ	Power Down Input	64			
LBO	Burst Mode Control	31			

**FUNCTION DESCRIPTION**

The K7A201800A is a synchronous SRAM designed to support the burst address accessing sequence of the Pentium and Power PC based microprocessor. All inputs (with the exception of OE, LBO and ZZ) are sampled on rising clock edges. The start and duration of the burst access is controlled by ADSP, ADSC, ADV and Chip Select pins.

The accesses are enabled with the chip select signals and output enabled signals. Wait states are inserted into the access with ADV.

When ZZ is pulled high, the SRAM will enter a Power Down State. At this time, internal state of the SRAM is preserved. When ZZ returns to low, the SRAM normally operates after 2 cycles of wake up time. ZZ pin is pulled down internally.

Read cycles are initiated with ADSP (regardless of WEx and ADSC) using the new external address clocked into the on-chip address register whenever ADSP is sampled low, the chip selects are sampled active, and the output buffer is enabled with OE. In read operation the data of cell array accessed by the current address, registered in the Data-out registers by the positive edge of CLK, are carried to the Data-out buffer by the next positive edge of CLK. The data, registered in the Data-out buffer, are projected to the output pins. ADV is ignored on the clock edge that samples ADSP asserted, but is sampled on the subsequent clock edges. The address increases internally for the next access of the burst when WEx are sampled High and ADV is sampled Low. And ADSP is blocked to control signals by disabling CS1.

All byte write is done by GW (regardless of BW and WEx), and each byte write is performed by the combination of BW and WEx when GW is High.

Write cycles are performed by disabling the output buffers with OE and asserting WEx. WEx are ignored on the clock edge that samples ADSP Low, but are sampled on the subsequent clock edges. The output buffers are disabled when WEx are sampled Low (regardless of OE). Data is clocked into the data input register when WEx sampled Low. The address increases internally to the next address of burst, if both WEx and ADV are sampled Low. Individual byte write cycles are performed by any one or more byte write enable signals (WEa or WEb) sampled low. The WEa controls DQa0 ~ DQa7 and DQPa, WEb controls DQb0 ~ DQb7 and DQPb. Read or write cycle may also be initiated with ADSC, instead of ADSP. The differences between cycles initiated with ADSC and ADSP as are follows;

ADSP must be sampled high when ADSC is sampled low to initiate a cycle with ADSC.  
WEx are sampled on the same clock edge that sampled ADSC low (and ADSP high).

Addresses are generated for the burst access as shown below, The starting point of the burst sequence is provided by the external address. The burst address counter wraps around to its initial state upon completion. The burst sequence is determined by the state of the LBO pin. When this pin is Low, linear burst sequence is selected. And when this pin is High, Interleaved burst sequence is selected.

**BURST SEQUENCE TABLE**

(Interleaved Burst)

LBO PIN	HIGH	Case 1		Case 2		Case 3		Case 4	
		A1	A0	A1	A0	A1	A0	A1	A0
	First Address	0	0	0	1	1	0	1	1
	↓	0	1	0	0	1	1	1	0
	↓	1	0	1	1	0	0	0	1
	Fourth Address	1	1	1	0	0	1	0	0

(Linear Burst)

LBO PIN	LOW	Case 1		Case 2		Case 3		Case 4	
		A1	A0	A1	A0	A1	A0	A1	A0
	First Address	0	0	0	1	1	0	1	1
	↓	0	1	1	0	1	1	0	0
	↓	1	0	1	1	0	0	0	1
	Fourth Address	1	1	0	0	0	1	1	0

Note : 1. LBO pin must be tied to High or Low, and Floating State must not be allowed.

**TRUTH TABLES**

**SYNCHRONOUS TRUTH TABLE**

CS <sub>1</sub>	CS <sub>2</sub>	CS <sub>2</sub>	ADSP	ADSC	ADV	WRITE	CLK	ADDRESS ACCESSED	OPERATION
H	X	X	X	L	X	X	↑	N/A	Not Selected
L	L	X	L	X	X	X	↑	N/A	Not Selected
L	X	H	L	X	X	X	↑	N/A	Not Selected
L	L	X	X	L	X	X	↑	N/A	Not Selected
L	X	H	X	L	X	X	↑	N/A	Not Selected
L	H	L	L	X	X	X	↑	External Address	Begin Burst Read Cycle
L	H	L	H	L	X	L	↑	External Address	Begin Burst Write Cycle
L	H	L	H	L	X	H	↑	External Address	Begin Burst Read Cycle
X	X	X	H	H	L	H	↑	Next Address	Continue Burst Read Cycle
H	X	X	X	H	L	H	↑	Next Address	Continue Burst Read Cycle
X	X	X	H	H	L	L	↑	Next Address	Continue Burst Write Cycle
H	X	X	X	H	L	L	↑	Next Address	Continue Burst Write Cycle
X	X	X	H	H	H	H	↑	Current Address	Suspend Burst Read Cycle
H	X	X	X	H	H	H	↑	Current Address	Suspend Burst Read Cycle
X	X	X	H	H	H	L	↑	Current Address	Suspend Burst Write Cycle
H	X	X	X	H	H	L	↑	Current Address	Suspend Burst Write Cycle

- Notes :**
1. X means "Don't Care".
  2. The rising edge of clock is symbolized by ↑.
  3.  $\overline{\text{WRITE}} = \text{L}$  means Write operation in WRITE TRUTH TABLE.  
 $\overline{\text{WRITE}} = \text{H}$  means Read operation in WRITE TRUTH TABLE.
  4. Operation finally depends on status of asynchronous input pins(ZZ and  $\overline{\text{OE}}$ ).

**WRITE TRUTH TABLE**

$\overline{\text{GW}}$	$\overline{\text{BW}}$	$\overline{\text{WEa}}$	$\overline{\text{WEb}}$	OPERATION
H	H	X	X	READ
H	L	H	H	READ
H	L	L	H	WRITE BYTE a
H	L	H	L	WRITE BYTE b
H	L	L	L	WRITE ALL BYTES
L	X	X	X	WRITE ALL BYTES

- Notes :**
1. X means "Don't Care".
  2. All inputs in this table must meet setup and hold time around the rising edge of CLK(↑).

**ASYNCHRONOUS TRUTH TABLE**

(See Notes 1 and 2):

OPERATION	ZZ	$\overline{\text{OE}}$	I/O STATUS
Sleep Mode	H	X	High-Z
Read	L	L	DQ
	L	H	High-Z
Write	L	X	Din, High-Z
Deselected	L	X	High-Z

**Notes**

1. X means "Don't Care".
2. ZZ pin is pulled down internally
3. For write cycles that following read cycles, the output buffers must be disabled with  $\overline{\text{OE}}$ , otherwise data bus contention will occur.
4. Sleep Mode means power down state of which stand-by current does not depend on cycle time.
5. Deselected means power down state of which stand-by current depends on cycle time.

## PASS-THROUGH TRUTH TABLE

PREVIOUS CYCLE		PRESENT CYCLE				NEXT CYCLE
OPERATION	WRITE	OPERATION	CS <sub>1</sub>	WRITE	OE	
Write Cycle, All bytes Address=An-1, Data=Dn-1	All L	Initiate Read Cycle Address=An Data=Qn-1 for all bytes	L	H	L	Read Cycle Data=Qn
Write Cycle, All bytes Address=An-1, Data=Dn-1	All L	No new cycle Data=Qn-1 for all bytes	H	H	L	No carryover from previous cycle
Write Cycle, All bytes Address=An-1, Data=Dn-1	All L	No new cycle Data=High-Z	H	H	H	No carryover from previous cycle
Write Cycle, One byte Address=An-1, Data=Dn-1	One L	Initiate Read Cycle Address=An Data=Qn-1 for one byte	L	H	L	Read Cycle Data=Qn
Write Cycle, One byte Address=An-1, Data=Dn-1	One L	No new cycle Data=Qn-1 for one byte	H	H	L	No carryover from previous cycle

**Note** : 1. This operation makes written data immediately available at output during a read cycle preceded by a write cycle.

## ABSOLUTE MAXIMUM RATINGS\*

PARAMETER	SYMBOL	RATING	UNIT
Voltage on VDD Supply Relative to VSS	VDD	-0.3 to 4.6	V
Voltage on VDDQ Supply Relative to VSS	VDDQ	VDD	V
Voltage on Input Pin Relative to VSS	VIN	-0.3 to 6.0	V
Voltage on I/O Pin Relative to VSS	VIO	-0.3 to VDDQ+0.5	V
Power Dissipation	Pd	1.2	W
Storage Temperature	TSTG	-65 to 150	°C
Operating Temperature	TOPR	0 to 70	°C
Storage Temperature Range Under Bias	TBIAS	-10 to 85	°C

**\*Note** : Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## OPERATING CONDITIONS at 3.3V I/O (0°C ≤ TA ≤ 70°C)

PARAMETER	SYMBOL	MIN	Typ.	MAX	UNIT
Supply Voltage	VDD	3.135	3.3	3.6	V
	VDDQ	3.135	3.3	3.6	V
Ground	VSS	0	0	0	V

## OPERATING CONDITIONS at 2.5V I/O (0°C ≤ TA ≤ 70°C)

PARAMETER	SYMBOL	MIN	Typ.	MAX	UNIT
Supply Voltage	VDD	3.135	3.3	3.6	V
	VDDQ	2.375	2.5	2.9	V
Ground	VSS	0	0	0	V

## CAPACITANCE\*(TA=25°C, f=1MHz)

PARAMETER	SYMBOL	TEST CONDITION	MIN	MAX	UNIT
Input Capacitance	CIN	VIN=0V	-	5	pF
Output Capacitance	COU	VOUT=0V	-	7	pF

**\*Note** : Sampled not 100% tested.

**DC ELECTRICAL CHARACTERISTICS**( $T_A=0$  to  $70^\circ\text{C}$ ,  $V_{DD}=3.3\text{V}+0.3\text{V}/-0.165\text{V}$ )

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	MAX	UNIT	
Input Leakage Current(except ZZ)	IIL	$V_{DD}=\text{Max}$ ; $V_{IN}=V_{SS}$ to $V_{DD}$	-2	+2	$\mu\text{A}$	
Output Leakage Current	IoL	Output Disabled, $V_{OUT}=V_{SS}$ to $V_{DDQ}$	-2	+2	$\mu\text{A}$	
Operating Current	Icc	Device Selected, $I_{OUT}=0\text{mA}$ , $ZZ\leq V_{IL}$ , All Inputs= $V_{IL}$ or $V_{IH}$ Cycle Time $\geq t_{CYC}$ min	-22	-	440	mA
			-20	-	400	
			-18	-	380	
			-16	-	360	
			-15	-	320	
Standby Current	ISB	Device deselected, $I_{OUT}=0\text{mA}$ , $ZZ\leq V_{IL}$ , $f = \text{Max}$ , All Inputs $\leq 0.2\text{V}$ or $\geq V_{DD}-0.2\text{V}$	-22	-	110	mA
			-20	-	100	
			-18	-	100	
			-16	-	90	
			-15	-	80	
	ISB1	Device deselected, $I_{OUT}=0\text{mA}$ , $ZZ\leq 0.2\text{V}$ , $f=0$ , All Inputs=fixed ( $V_{DD}-0.2\text{V}$ or $0.2\text{V}$ )	-	-	20	mA
	ISB2	Device deselected, $I_{OUT}=0\text{mA}$ , $ZZ\geq V_{DD}-0.2\text{V}$ , $f = \text{Max}$ , All Inputs $\leq V_{IL}$ or $\geq V_{IH}$	-	-	20	mA
Output Low Voltage(3.3V I/O)	VoL	$I_{oL} = 8.0\text{mA}$	-	0.4	V	
Output High Voltage(3.3V I/O)	VoH	$I_{oH} = -4.0\text{mA}$	2.4	-	V	
Output Low Voltage(2.5V I/O)	VoL	$I_{oL} = 1.0\text{mA}$	-	0.4	V	
Output High Voltage(2.5V I/O)	VoH	$I_{oH} = -1.0\text{mA}$	2.0	-	V	
Input Low Voltage(3.3V I/O)	VIL		-0.5*	0.8	V	
Input High Voltage(3.3V I/O)	VIH		2.0	$V_{DD}+0.5^{**}$	V	
Input Low Voltage(2.5V I/O)	VIL		-0.3*	0.7	V	
Input High Voltage(2.5V I/O)	VIH		1.7	$V_{DD}+0.5^{**}$	V	

\*  $V_{IL}(\text{Min})=-2.0$ (Pulse Width  $\leq t_{CYC}/2$ )\*\*  $V_{IH}(\text{Max})=4.6$ (Pulse Width  $\leq t_{CYC}/2$ )\*\* In Case of I/O Pins, the Max.  $V_{IH}=V_{DDQ}+0.5\text{V}$ **TEST CONDITIONS** $(V_{DD}=3.3\text{V}+0.3\text{V}/-0.165\text{V}, V_{DDQ}=3.3\text{V}+0.3\text{V}/-0.165\text{V}$  or  $V_{DD}=3.3\text{V}+0.3\text{V}/-0.165\text{V}, V_{DDQ}=2.5\text{V}+0.4\text{V}/-0.125\text{V}, T_A=0$  to  $70^\circ\text{C}$ )

PARAMETER	VALUE
Input Pulse Level(for 3.3V I/O)	0 to 3V
Input Pulse Level(for 2.5V I/O)	0 to 2.5V
Input Rise and Fall Time(Measured at 0.3V and 2.7V for 3.3V I/O)	1ns
Input Rise and Fall Time(Measured at 0.3V and 2.1V for 2.5V I/O)	1ns
Input and Output Timing Reference Levels for 3.3V I/O	1.5V
Input and Output Timing Reference Levels for 2.5V I/O	$V_{DDQ}/2$
Output Load	See Fig. 1




Fig. 1


AC TIMING CHARACTERISTICS(TA= 0 to 70°C, VDD=3.3V+0.3V/-0.165V)

PARAMETER	SYMBOL	-22		-20		-18		-16		-15		-14		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Cycle Time	tCYC	4.4	-	5.0	-	5.4	-	6.0	-	6.7	-	7.2	-	ns
Clock Access Time	tCD	-	3.1	-	3.1	-	3.1	-	3.5	-	3.8	-	4.0	ns
Output Enable to Data Valid	tOE	-	3.1	-	3.1	-	3.1	-	3.5	-	3.8	-	4.0	ns
Clock High to Output Low-Z	tLZC	0	-	0	-	0	-	0	-	0	-	0	-	ns
Output Hold from Clock High	tOH	1.0	-	1.0	-	1.0	-	1.5	-	1.5	-	1.5	-	ns
Output Enable Low to Output Low-Z	tLZOE	0	-	0	-	0	-	0	-	0	-	0	-	ns
Output Enable High to Output High-Z	tHZOE	-	3.1	-	3.1	-	3.1	-	3.5	-	3.8	-	4.0	ns
Clock High to Output High-Z	tHZC	1.0	3.1	1.0	3.1	1.0	3.1	1.5	3.5	1.5	3.8	1.5	4.0	ns
Clock High Pulse Width	tCH	2.0	-	2.0	-	2.0	-	2.0	-	2.4	-	2.8	-	ns
Clock Low Pulse Width	tCL	2.0	-	2.0	-	2.0	-	2.0	-	2.4	-	2.8	-	ns
Address Setup to Clock High	tAS	1.4	-	1.4	-	1.4	-	1.5	-	1.5	-	1.5	-	ns
Address Status Setup to Clock High	tSS	1.4	-	1.4	-	1.4	-	1.5	-	1.5	-	1.5	-	ns
Data Setup to Clock High	tDS	1.4	-	1.4	-	1.4	-	1.5	-	1.5	-	1.5	-	ns
Write Setup to Clock High (GW, BW, WE <sub>x</sub> )	tWS	1.4	-	1.4	-	1.4	-	1.5	-	1.5	-	1.5	-	ns
Address Advance Setup to Clock High	tADVS	1.4	-	1.4	-	1.4	-	1.5	-	1.5	-	1.5	-	ns
Chip Select Setup to Clock High	tCSS	1.4	-	1.4	-	1.4	-	1.5	-	1.5	-	1.5	-	ns
Address Hold from Clock High	tAH	0.5	-	0.5	-	0.5	-	0.5	-	0.5	-	0.5	-	ns
Address Status Hold from Clock High	tSH	0.5	-	0.5	-	0.5	-	0.5	-	0.5	-	0.5	-	ns
Data Hold from Clock High	tDH	0.5	-	0.5	-	0.5	-	0.5	-	0.5	-	0.5	-	ns
Write Hold from Clock High (GW, BW, WE <sub>x</sub> )	tWH	0.5	-	0.5	-	0.5	-	0.5	-	0.5	-	0.5	-	ns
Address Advance Hold from Clock High	tADVH	0.5	-	0.5	-	0.5	-	0.5	-	0.5	-	0.5	-	ns
Chip Select Hold from Clock High	tCSH	0.5	-	0.5	-	0.5	-	0.5	-	0.5	-	0.5	-	ns
ZZ High to Power Down	tpDS	2	-	2	-	2	-	2	-	2	-	2	-	cycle
ZZ Low to Power Up	tpUS	2	-	2	-	2	-	2	-	2	-	2	-	cycle

Notes : 1. All address inputs must meet the specified setup and hold times for all rising clock edges whenever ADSC and/or ADSP is sampled low and CS is sampled low. All other synchronous inputs must meet the specified setup and hold times whenever this device is chip selected.  
 2. Both chip selects must be active whenever ADSC or ADSP is sampled low in order for the this device to remain enabled.  
 3. ADSC or ADSP must not be asserted for at least 2 Clock after leaving ZZ state.




TIMING WAVEFORM OF READ CYCLE




□ Don't Care  
 ☒ Undefined

NOTES :  $\overline{WRITE} = L$  means  $\overline{GW} = L$ , or  $\overline{GW} = H$ ,  $\overline{BW} = L$ ,  $\overline{WEX} = L$   
 $\overline{CS} = L$  means  $\overline{CS}_1 = L$ ,  $\overline{CS}_2 = H$  and  $\overline{CS}_2 = L$   
 $\overline{CS} = H$  means  $\overline{CS}_1 = H$ , or  $\overline{CS}_1 = L$  and  $\overline{CS}_2 = H$ , or  $\overline{CS}_1 = L$ , and  $\overline{CS}_2 = L$


TIMING WAVEFORM OF WRTE CYCLE




TIMING WAVEFORM OF COMBINATION READ/WRITE CYCLE(ADSP CONTROLLED,  $\overline{\text{ADSC}}=\text{HIGH}$ )



TIMING WAVEFORM OF SINGLE READ/WRITE CYCLE(ADSC CONTROLLED, ADSP=HIGH)




TIMING WAVEFORM OF POWER DOWN CYCLE



APPLICATION INFORMATION


DEPTH EXPANSION

The Samsung 128Kx18 Synchronous Pipelined Burst SRAM has two additional chip selects for simple depth expansion. This permits easy secondary cache upgrades from 128K depth to 256K depth without extra logic.



INTERLEAVE READ TIMING (Refer to non-interleave write timing for interleave write timing)

(ADSP CONTROLLED , ADSC=HIGH)



\*NOTES n = 14 32K depth, 15 64K depth, 16 128K depth, 17 256K depth

□ Don't Care ⊗ Undefined

PACKAGE DIMENSIONS

100-TQFP-1420A

Units: millimeters/inches

