## 65 X 128 SINGLE CHIP LCD CONTROLLER / DRIVER

- $65 \times 128$ bits Display Data RAM
- Configurable matrix: $65 \times 128$ or $33 \times 128$

■ Programmable (65/33) MUX rate
■ Row by Row Scrolling

- Automatic data RAM Blanking procedure

■ Selectable Input Interface:

- RC Bus Fast and Hs-mode (read and write)
- Parallel Interface (write only)
- Serial Interface (write only)

■ Fully Integrated Oscillator requires no external components
■ Fully Integrated Configurable LCD bias voltages generator with:

- Selectable (5X, 4X, 3X, 2X) multiplication factor
- Effective sensing for High Precision Output
- Four selectable temperature compensation coefficients
■ Designed for chip-on-glass (COG) applications
- Programmable bottom row pads mirroring and top row pads mirroring for compatible with both TCP and COG applications

■ Low Power Consumption, suitable for battery operated systems

- Logic Supply Voltage range from 1.9 to 5V

■ High Voltage Generator Supply Voltage range from 2.4 to 4.5 V
■ Display Supply Voltage range from 4.5 to 9 V

## DESCRIPTION

The STE2001 is a low power CMOS LCD controller driver. Designed to drive a 65 rows by 128 columns graphic display, provides all necessary functions in a single chip, including on-chip LCD supply and bias voltages generators, resulting in a minimum of externals components and in a very low power consumption. The STE2001 features three standard interfaces (Serial, parallel, $I^{2} \mathrm{C}$ ) for ease of interfacing with the host $\mu$ controller.

| Type | Ordering Number |
| :--- | :---: |
| Bumped Wafers | STE2001DIE1 |
| Bumped Dice on Waffle Pack | STE2001DIE2 |

Figure 1. Block Diagram


October 2001

[^0]PIN DESCRIPTION

| N ${ }^{\circ}$ | Pad | Type | Function |
| :---: | :---: | :---: | :---: |
| R0 to R64 | $\begin{gathered} 1 \text { to } 16 \\ 145 \text { to } 177 \\ 257 \text { to } 272 \end{gathered}$ | 0 | LCD Row Driver Output |
| C0 to C127 | 17 to 144 | 0 | LCD Column Driver Output |
| VSS1,2 | 227 to 238 | GND | Ground pads. VSS1 is GND for VDD1, VSS2 for VDD2 and VDD3 |
| VDD1 | 186 to 191 | Supply | IC Positive Power Supply |
| VDD2,3 | 192 to 201 | Supply | Internal Generator Supply Voltages. |
| VLCDIN | 246 to 251 | Supply | LCD Supply Voltages for the Column and Row Output Drivers. |
| Vlcdout | 239 to 244 | Supply | Voltage Multiplier Ouput |
| VLCDSENSE | 245 | Supply | Voltage Multiplier Regulation Input. $\mathrm{V}_{\text {LCDOUT }}$ Sensing for Output Voltage Fine Tuning |
| SEL1,2 | 183, 184 | 1 | Interface Mode Selection |
| SDA_IN | 223 | I | $I^{2} \mathrm{C}$ Bus Data In |
| SDA_OUT | 222 | 0 | $1^{2} \mathrm{C}$ Bus Data Out |
| SCL | 224 | I | $1^{2} \mathrm{C}$ bus Clock |
| SAO | 225 | I | $1^{2} \mathrm{C}$ S Slave Address LSB |
| OSC | 185 | I | External Oscillator Input |
| $\overline{\mathrm{RES}}$ | 221 | I | Reset Input. Active Low. |
| $\begin{aligned} & \text { DB0 to } \\ & \text { DB7 } \end{aligned}$ | 211 to 218 | I | Parallel Interface 8 Bit Data Bus |
| E | 220 | I | Parallel Interface Data Latch Signal. Data are Latched on the Falling EDGE. |
| PD/C | 219 | 1 | Parallel Interface Data/Command Selector |
| SDIN | 207 | I | Serial Interface Data Input |
| SCLK | 210 | 1 | Serial Interface Clock |
| SCE | 209 | 1 | Serial Interface ENABLE. When Low the Incoming Data are Clocked In. |
| SD/C | 208 | 1 | Serial Interface Data/Command selection |
| $\overline{\text { BSYFLG }}$ | 206 | 0 | Active Procedure Flag. Notice if There is an ongoing Internal Operation. Active Low. |
| T1 to T13 | $\begin{gathered} \hline 178 \text { to } 181 \\ 202 \text { to } 205 \\ 226 \\ 252 \text { to } 256 \end{gathered}$ | I/O | Test Pads. |

ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Value | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD} 1}$ | Supply Voltage Range | -0.5 to +6.5 | V |
| $\mathrm{~V}_{\text {DD2,3 }}$ | Supply Voltage Range | -0.5 to +5 | V |
| $\mathrm{~V}_{\text {LCD }}$ | LCD Supply Voltage Range | -0.5 to +10 | V |
| $\mathrm{I}_{\mathrm{SS}}$ | Supply Current | -50 to +50 | mA |
| $\mathrm{~V}_{\mathrm{i}}$ | Input Voltage (all input pads) | -0.5 to $\mathrm{V}_{\mathrm{DD} 2,3}+0.5$ | V |
| $\mathrm{I}_{\text {in }}$ | DC Input Current | -10 to +10 | mA |
| $\mathrm{I}_{\text {out }}$ | DC Output Current | -10 to +10 | mA |
| $\mathrm{P}_{\text {tot }}$ | Total Power Dissipation $\left(\mathrm{T}_{\mathrm{j}}=85^{\circ} \mathrm{C}\right)$ | 300 | mW |
| $\mathrm{P}_{\mathrm{o}}$ | Power Dissipation per Output | 30 | mW |
| $\mathrm{~T}_{\mathrm{j}}$ | Operating Junction Temperature | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {stg }}$ | Storage Temperature | -65 to 150 | ${ }^{\circ} \mathrm{C}$ |

## ELECTRICAL CHARACTERISTICS

## DC OPERATION

$\left(\mathrm{V}_{\mathrm{DD} 1}=1.9\right.$ to $\mathrm{V}_{\mathrm{DD} 2,3}+0.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{DD} 2,3}=2.4$ to $4.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{SS} 1,2}=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{LCD}}=4.5$ to $9 \mathrm{~V} ; \mathrm{T}_{\mathrm{amb}}=-40$ to $85^{\circ} \mathrm{C}$; unless otherwise specified)

| Symbol | Parameter | Test Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltages |  |  |  |  |  |  |
| VDD1 | Supply Voltage |  | 1.9 |  | $\begin{gathered} \mathrm{V}_{\mathrm{DD} 2,3} \\ +0.5 \end{gathered}$ | V |
|  |  | Tamb $=-20$ to $85^{\circ} \mathrm{C}$ | 1.8 |  | $\begin{gathered} \mathrm{V}_{\mathrm{DD} 2,3} \\ +0.5 \end{gathered}$ | V |
| $\mathrm{V}_{\mathrm{DD} 2,3}$ | Supply Voltage | LCD Voltage Internally generated | 2.4 |  | 4.5 | V |
| V LCDIN | LCD Supply Voltage | LCD Voltage Supplied externally | 4.5 |  | 9 | V |
| Vlcdout | LCD Supply Voltage | Internally generated; note 1 | 4.5 |  | 9 | V |
| $\mathrm{I}\left(\mathrm{V}_{\mathrm{DD1}}\right)$ | Supply Current | $\mathrm{V}_{\mathrm{DD}}=2.8 \mathrm{~V} ; \mathrm{V}_{\mathrm{LCD}}=7.6 \mathrm{~V} ; 4 \mathrm{x}$ charge pump; $f_{\text {sclk }}=0$; $T_{\text {amb }}=25^{\circ} \mathrm{C}$; note 3 . |  | 8 | 15 | $\mu \mathrm{A}$ |
| I(V $\mathrm{V}_{\text {DD2,3 }}$ | Voltage Generator Supply Current | with VOP $=0$ and PRS $=0$ with external $\mathrm{V}_{\mathrm{LCD}}=7.6 \mathrm{~V}$ |  | 10 | 15 | $\mu \mathrm{A}$ |
|  |  | $\begin{array}{\|l} \hline \mathrm{V}_{\mathrm{LCD}}=7.6 \mathrm{~V} ; \mathrm{V}_{\mathrm{DD}}=2.8 \mathrm{~V} ; \\ \mathrm{f}_{\text {sclk }}=0 ; \mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C} ; \text { no display } \\ \text { load; } 4 \mathrm{x} \text { charge pump; note } 3,6 \\ \mathrm{~F}_{\text {osc }}=0 \end{array}$ |  | 70 | 115 | $\mu \mathrm{A}$ |

ELECTRICAL CHARACTERISTICS (continued)

| Symbol | Parameter | Test Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}^{\left(\mathrm{V}_{\text {DD } 1,2,3}\right.}$ | Total Supply Current | $\mathrm{V}_{\mathrm{LCD}}=7.6 \mathrm{~V} ; \mathrm{V}_{\mathrm{DD}}=2.8 \mathrm{~V}$; <br> 4 x charge pump; $\mathrm{f}_{\mathrm{sclk}}=0 ; \mathrm{T}_{\mathrm{amb}}$ $=25^{\circ} \mathrm{C}$; no display load; note 3,6 $\mathrm{F}_{\mathrm{OSC}}=0$ |  | 80 | 125 | $\mu \mathrm{A}$ |
| I(VLDCIN) | External LCD Supply Voltage Current | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=2.8 \mathrm{~V} ; \mathrm{V}_{\mathrm{LCD}}=7.6 \mathrm{~V} ; \text { no } \\ & \text { display load; } \mathrm{f}_{\text {sclk }}=0 ; \\ & \mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C} ; \text { note } 3 . \mathrm{F}_{\text {osc }}=0 \end{aligned}$ |  | 15 | 25 | $\mu \mathrm{A}$ |
| Logic Inputs |  |  |  |  |  |  |
| VIL | Logic LOW voltage level | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {ih }}\left(\mathrm{t}_{\mathrm{p}}<10 \mu \mathrm{~s}\right)$ | $\mathrm{V}_{\text {SS }}$ |  | $\begin{gathered} \hline 0.3 \\ V_{D D} \end{gathered}$ | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Logic HIGH Voltage Level | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {il }}\left(\mathrm{t}_{\mathrm{p}}<10 \mu \mathrm{~s}\right)$ | $\begin{gathered} 0.7 \\ V_{D D} \end{gathered}$ |  | $\begin{aligned} & \text { VDD2,3 } \\ & +0.5 \end{aligned}$ | V |
| 1 in | Input Current | $\mathrm{V}_{\text {in }}=\mathrm{V}_{\text {SS } 1}$ or $\mathrm{V}_{\text {DD1 }}$ | -1 |  | 1 | $\mu \mathrm{A}$ |
| Column and Row Driver |  |  |  |  |  |  |
| R row | ROW Output Resistance |  |  | 12 | 20 | kohm |
| $\mathrm{R}_{\text {col }}$ | Column Output resistance |  |  | 12 | 20 | kohm |
| $\mathrm{V}_{\text {col }}$ | Column Bias voltage accuracy | No load | -100 |  | 100 | mV |
| $\mathrm{V}_{\text {row }}$ | Row Bias voltage accuracy |  | -100 |  | 100 | mV |
| LCD Supply Voltage |  |  |  |  |  |  |
| V LCD | LCD Supply Voltage accuracy; Internally generated | $\mathrm{V}_{\mathrm{DD}}=2.8 \mathrm{~V} ; \mathrm{V}_{\mathrm{LCD}}=7.6 \mathrm{~V} ;$ <br> fsclk=0; Tamb=25 C; <br> no display load; note 2, 3, 6 \& 7 | -300 |  | 300 | mV |
| TC | Temperature coefficient | 00 |  | -550 |  | PPM $/{ }^{\circ} \mathrm{C}$ |
|  |  | 01 |  | -1350 |  | PPM $/{ }^{\circ} \mathrm{C}$ |
|  |  | 10 |  | -1650 |  | PPM $/{ }^{\circ} \mathrm{C}$ |
|  |  | 11 |  | -2650 |  | PPM $/{ }^{\circ} \mathrm{C}$ |

Notes: 1. The maximum possible $\mathrm{V}_{\mathrm{LCD}}$ voltage that can be generated is dependent on voltage, temperature and (display) load.
2. Internal clock
3. When $\mathrm{f}_{\text {sclk }}=0$ there is no interface clock.
4. Power-down mode. During power-down all static currents are switched-off.
5. If external $\mathrm{V}_{\mathrm{LCD}}$, the display load current is not transmitted to $\mathrm{I}_{\mathrm{DD}}$
6. Tolerance depends on the temperature; (typically zero at $\mathrm{T}_{\mathrm{amb}}=27^{\circ} \mathrm{C}$ ), maximum tolerance values are measured at the temperature range limit.
7. For TC0 to TC3

## AC OPERATION

$\left(\mathrm{V}_{\mathrm{DD} 1}=1.9\right.$ to $\mathrm{V}_{\mathrm{DD} 2,3}+0.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{DD} 2,3}=2.4$ to $4.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{Ss} 1,2}=0 \mathrm{~V} ; \mathrm{V} \mathrm{LCD}=4.5$ to $9 \mathrm{~V} ; \mathrm{T}_{\mathrm{amb}}=-40$ to $85^{\circ} \mathrm{C}$; unless otherwise specified)

| Symbol | Parameter | Test Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INTERNAL OSCILLATOR |  |  |  |  |  |  |
| FOSC | Internal Oscillator frequency | $V_{D D}=2.8 \mathrm{~V} ;$ | 20 | 38 | 70 | kHz |
| FEXT | External Oscillator frequency |  | 20 | 38 | 100 | kHz |

ELECTRICAL CHARACTERISTICS (continued)

| Symbol | Parameter | Test Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FFRAME | Frame frequency | fosc or fext $=38 \mathrm{kHz}$; note 1 |  | 73 |  | Hz |
| TVHRL | Vdd1 to $\overline{\mathrm{RES}}$ Low | note 2 and 10; CVLCD $=1 \mu \mathrm{~F}$ | 0 |  | 5 | ms |
| $\mathrm{T}_{\mathrm{w} \text { (RES) }}$ | $\overline{\mathrm{RES}}$ LOW pulse width | note 3 | 600 |  |  | ns |
|  | Reset Pulse Rejection | $\mathrm{T}_{\text {amb }}=25^{\circ} \mathrm{C}$; note 11 |  | 370 |  | $\mu \mathrm{s}$ |
|  | Reset Pulse Rejection | note 11 |  |  | 200 | $\mu \mathrm{s}$ |
| TStart | Reset Pulse vs. Device Ready |  | 1 |  |  | ms |
| TVDD |  |  | 0 |  |  |  |

${ }^{2} \mathrm{C}$ C BUS INTERFACE (See note 4)

| FsCL | SCL Clock Frequency | Fast Mode ; V ${ }_{\text {DD1 }}=4.5 \mathrm{~V}$ | DC |  | 400 | kHz |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathrm{V}_{\text {DD1 }}=18 \mathrm{~V} ; \mathrm{T}_{\text {amb }}=-20$ to $70^{\circ} \mathrm{C}$ |  |  | 400 | kHz |
|  |  | High Speed Mode; Cb=100pF (max); note 6; $\mathrm{V}_{\mathrm{DD} 1}=4.5 \mathrm{~V}$ | DC | 3.4 |  | MHz |
|  |  | High Speed Mode; Cb=400pF (max); note 6 ; $\mathrm{V}_{\mathrm{DD} 1}=4.5 \mathrm{~V}$ | DC |  | 1.7 | MHz |
| Tscll | $\mathrm{Cb}=100 \mathrm{pF}$ |  | 160 |  |  | ns |
| Tscli | $\mathrm{Cb}=100 \mathrm{pF}$ |  | 160 |  |  | ns |
| TSCLL | Cb=400pF |  | 320 |  |  | ns |
| TSCLH | Cb=400pF |  | 320 |  |  | ns |
| TSU;DAT | $\mathrm{Cb}=100 \mathrm{pF}$ |  |  | 30 |  | ns |
| THD;DAT | $\mathrm{Cb}=100 \mathrm{pF}$ |  |  | 30 |  | ns |
| TSU;DAT | $\mathrm{Cb}=400 \mathrm{pF}$ |  |  | 30 |  | ns |
| THD;DAT | Cb=400pF |  |  | 30 |  | ns |
| Tsu;sta | $\mathrm{Cb}=100 \mathrm{pF}$ | Note 8 |  | 170 |  | ns |
| Tsu;sta | $\mathrm{Cb}=400 \mathrm{pF}$ | Note 8 |  | 330 |  | ns |
| Thd;sta | $\mathrm{Cb}=100 \mathrm{pF}$ | Note 8 |  | 170 |  | ns |
| THD;STA | $\mathrm{Cb}=400 \mathrm{pF}$ | Note 8 |  | 330 |  | ns |
| Tsu;Sto | $\mathrm{Cb}=100 \mathrm{pF}$ | Note 8 |  | 170 |  | ns |
| Tsu;sto | $\mathrm{Cb}=400 \mathrm{pF}$ | Note 8 |  | 330 |  | ns |
| TrCL | Cb=100pF | Note 5, 8 |  | 25 |  | ns |
| TrCL | Cb=400pF | Note 5, 8 |  | 50 |  | ns |
| TrCL1 | $\mathrm{Cb}=100 \mathrm{pF}$ | Note 5, 8 |  | 30 |  | ns |
| TrCL1 | Cb=400pF | Note 5, 8 |  | 120 |  | ns |
| TrDA | $\mathrm{Cb}=100 \mathrm{pF}$ | Note 5, 8 |  | 30 |  | ns |
| TrDA | Cb=400pF | Note 5, 8 |  | 120 |  | ns |
| $\mathrm{T}_{\text {fCL }}$ | $\mathrm{Cb}=100 \mathrm{pF}$ | Note 5, 8 |  | 25 |  | ns |
| $\mathrm{T}_{\text {fCL }}$ | Cb=400pF | Note 5, 8 |  | 50 |  | ns |

ELECTRICAL CHARACTERISTICS (continued)

| Symbol | Parameter | Test Condition | Min. | Typ. | Max. | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{T}_{f D A}$ | Cb=100pF |  |  | 25 |  | ns |
| $\mathrm{~T}_{\text {fDA }}$ | Cb=400pF |  |  | 120 |  | ns |
| $\mathrm{C}_{\mathrm{b}}$ | Capacitive load for SDAH and <br> SCLH |  | 100 |  | 400 | pF |
| $\mathrm{C}_{\mathrm{b}}$ | Capacitive load for SDAH + SDA <br> line and SCLH + SCL line |  |  | 400 | pF |  |
| $\mathrm{T}_{\text {sw }}$ |  | note 5 |  | 10 |  | ns |

PARALLEL INTERFACE

| $\mathrm{T}_{\mathrm{CY}(\mathrm{EN})}$ | Enable Cycle Time | $\mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V} ;$ Write | 125 |  |  |
| :---: | :--- | :--- | :--- | :--- | :---: |
| $\mathrm{~T}_{\mathrm{W}(\mathrm{EN})}$ | Enable Pulse width | $\mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V} ;$ Write | 60 |  |  |
| $\mathrm{~T}_{\mathrm{SU}(\mathrm{A})}$ | Address Set-up Time | $\mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V} ;$ Write | 30 |  | ns |
| $\mathrm{~T}_{\mathrm{H}(\mathrm{A})}$ | Address Hold Time | $\mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V} ;$ Write | ns |  |  |
| $\mathrm{T}_{\mathrm{SU}(\mathrm{D})}$ | Data Set-Up Time | $\mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V} ;$ Write | 50 |  |  |
| $\mathrm{~T}_{\mathrm{H}(\mathrm{D})}$ | Data Hold Time | $\mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V} ;$ Write | 30 |  | ns |

SERIAL INTERFACE

| FSCLK | Clock Frequency | $\mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V}$ |  | 8 | MHz |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathrm{V}_{\mathrm{DD} 1}=1.8 \mathrm{~V}$ |  | 5 | MHz |
| TCYC | Clock Cycle SCLK | $\mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V}$ | 125 |  | ns |
| TPWH1 | SCLK pulse width HIGH | $\mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V}$ | 70 |  | ns |
| TPWL1 | SCLK Pulse width LOW | $V_{D D}=4.5 \mathrm{~V}$ | 70 |  | ns |
| Ts2 | SCE setup time |  | 50 |  | ns |
| TH2 | $\overline{\text { SCE }}$ hold time |  | 50 |  | ns |
| $\mathrm{T}_{\text {PWH2 }}$ | SCE minimum high time |  | 60 |  | ns |
| TH5 | $\overline{\text { SCE start hold time }}$ | Note 8 | 60 |  | ns |
| Ts3 | SD/C setup time |  | 60 |  | ns |
| TH3 | SD/ $\overline{\mathrm{C}}$ hold time |  | 40 |  | ns |
| $\mathrm{T}_{\mathrm{S} 4}$ | SDIN setup time |  | 40 |  | ns |
| $\mathrm{T}_{\mathrm{H} 4}$ | SDIN hold time |  | 40 |  | ns |

Notes: 1. $F_{\text {frame }}=\frac{f_{\text {osc }}}{520}$
2. $\overline{R E S}$ may be LOW or HIGH before $V_{D D 1}$ goes HIGH.
3. If $\mathrm{T}_{\mathrm{w} \text { (RES) }}$ is longer than 500ns (typical) a reset may be generated.
4. All timing values are valid within the operating supply voltage and ambient temperature ranges and referenced to $\mathrm{V}_{\text {IL }}$ and $\mathrm{V}_{\text {IH }}$ with an input voltage swing of $\mathrm{V}_{S S}$ to $\mathrm{V}_{\mathrm{DD}}$
5. The rise and fall times specified here refer to the driver device and are part of general Hs-mode specification.
6. The device inputs SDA and SCL are filtered and will reject any spike on the bus-lines of with Tsw
7. Cb is the capacitive load for each bus line.
8. $T_{H 5}$ is the time from the previous SCLK positive edge to the negative edge of $\overline{\text { SCE }}$
9. For bus line loads Cb between 100 and 400 pF the timing parameters must be linearly interpolated
10.C VLCD is the filtering capacitor on VLCDOUT
11.If $\mathrm{T}_{\mathrm{w}(\text { RES })}$ is shorter than max. value a reset pulse is rejected.

## CIRCUIT DESCRIPTION

## Supplies Voltages and Grounds

$\mathrm{V}_{\mathrm{DD} 2}$ and $\mathrm{V}_{\mathrm{DD} 3}$ are supply voltages to the internal voltage generator (see below). They must be externally connected. If the internal voltage generator is not used, these should be connected to $V_{D 1}$ pad. VDD1 supplies the rest of the IC. This supply voltage could be different form $\mathrm{V}_{\mathrm{D} 2}$ and $\mathrm{V}_{\mathrm{DD}}$. $\mathrm{V}_{\mathrm{DD1}}$ must be lower than $\mathrm{V}_{D D 2,3}+0.5 \mathrm{~V}$.

## Internal Supply Voltage Generator

The IC has a fully integrated (no external capacitors required) charge pump for the Liquid Crystal Display supply voltage generation. The multiplying factor can be programmed to be: X5; X4; X3; X2, using the 'set CP Multiplication' Command. The output voltage (VLCDOUT) is tightly controlled through the VLCDSENSE pad. For this voltage, four different temperature coefficients(TC, rate of change with temperature) can be programmed using the bits TC1 and TC0. This will ensure no contrast degradation over the LCD operating range. Using the internal charge pump, the VCDIN and VLCDOUT pads must be connected together. An external supply could be connected to KCDIN to supply the LCD without using the internal generator. In such event the KLDCOUT and VLCDSENSE must be connected to GND and the internal voltage generator must be programmed to zero ( $\mathrm{PRS}=0, \mathrm{Vop}=0$ - Reset condition).

## Oscillator

A fully integrated oscillator (requires no external components) is present to provide the clock for the Display System. When used the OSC pad must be connectedto VDD1 pad. An external oscilla torcould be used and fed into the OSC pin.

## Display Data RAM

The STE2001, provides an 65X128 bits Static RAM to store Display data. This is organized into 8 (Bank0 to Bank7) banks with 128 Bytes and one Bank (Bank8) with 128 Bits to be used for icons. RAM access is accomplished in either one of the Bus Interfaces provided (see below). Allowed addresses are X0 to X127 (Horizontal) and Y0 to Y8 (Vertical). When writing to RAM, four addressing mode are provided:

- Normal Horizontal ( $M X=0$ and $V=0$ ), having the column with address $X=0$ located on the left of the memory map. The $X$ pointer is increased after each byte written. After the last column address $(X=127), Y$ address pointer is modified to jump to next row. X restarts from $\mathrm{X}=0$ (Fig.2).
- Normal Vertical ( $\mathrm{MX}=0$ and $\mathrm{V}=1$ ), having the column with address $\mathrm{X}=0$ located on the left of the memory map. The $Y$ pointer is increased after each byte written. After the last row address $(Y=8)$, the $X$ pointer is modified to jump to next column and $Y$ restarting from $Y=0$. (Fig. 3).
- Mirrored Horizontal ( $M X=1$ and $V=0$ ), having the column with address $X=0$ located on the right of the memory map. The $X$ pointer is increased after each byte written. After the last column address ( $X=127$ ), $Y$ address pointer is modified to jump to next row. X restarts from $\mathrm{X}=0$ (fig. 4).
- Mirrored Vertical ( $\mathrm{MX}=1$ and $\mathrm{V}=1$ ), having the column with address $\mathrm{X}=0$ located on the right of the memory map. The $Y$ pointer is increased after each byte written. After the last row address $(Y=8)$, the $X$ pointer is modified to jump to next column and $Y$ restarting from $Y=0$. (Fig. 5).

After the last allowed address $(X ; Y)=(128 ; 8)$, the address pointers always jump to the cell with address $(X ; Y)=(0 ; 0)$. Data bytes in the memory could have the MSB either on top ( $\mathrm{DO}=0$, Fig. 6 ) or on the bottom ( $\mathrm{DO}=1$, Fig. 7).

## Mux 65 Mode

The STE2001 provides also means to alter the normal output addressing. A mirroring of the Display along the X axis is enabled setting to a logic one the MY bit. This function is achieved reading the matrix from physical row 63 to 0 , since the relation between the physical memory rows and the output row drivers is only dependent on the memory reading sequence (1st row read output on R0, 2nd on R1... last on R65). This function doesn't affect the content of the memory map. It is only related to the visualizatio nprocess (Fig. $8 \&$ Fig. 9).
It is also possible to modify the why with which row drivers are connected with DDRAM memory. A flip along y-axis of each sub-block can be applied on both the Row Pads located on the Interface Side (the edge of the chip where the Interface Pads are located), setting the TRS bit to a logic one, and on the Row Pads located on the other edge, setting the BRS bit to a logic one.
Figure 2 Automatic data RAM writing sequence with $\mathrm{V}=0$ and Data RAM Normal Format $(M X=0)$ Figure 3 Automatic data RAM writing sequence with $\mathrm{V}=1$ and Data RAM Normal Format ( $\mathrm{MX}=0$ )

Figure 2. Automatic data RAM writing sequence with $\mathrm{V}=0$ and Data RAM Normal Format (MX=0)


Figure 3. Automatic data RAM writing sequence with $\mathrm{V}=1$ and Data RAM Normal Format (MX=0)


Figure 4. Automatic data RAM writing sequence with $\mathrm{V}=0$ and Data RAM Mirrored Format (MX=1)


Figure 5. Automatic data RAM writing sequence with $\mathrm{V}=1$ and Data RAM Mirrored Format (MX=1)


Figure 6. Data RAM Byte organization with $\mathrm{DO}=0$


Figure 7. Data RAM Byte organization with D0 = 1


Figure 8. Output drivers rows and physical memory rows correspondence with MY $=0$


Figure 9. Output drivers rows and physical memory rows correspondence with MY =1


## MUX 33 Mode

When using the 1:33 MUX ratio (MUX bit Set), the memory map is changed so that the only "active" row drivers are the ones related to Bank4 to Bank7.

When writing data RAM, as for Mux 65, four addressing mode are provided. The memory matrix is written as in mux 65 mode so the user must take care of updating $X$ and $Y$ pointers to fill the memory matrix in the correct way.
In MUX 33 mode only the MUX 33 memory logic matrix is read. The MY bit control the reading process. If MY is set to a logic zero the row reading sequence is $0-1-2 \ldots . . . . . .33$ (fig.11). If MY is set to a logic one the reading sequence is 32...1-33 (Fig 12).
The icon row (BANK8) is always the last being output either MY bit is a logic one or zero.
The functions related to bit TRS is the same as in MUX 65 mode.
In fig. 11 is shown the output drivers pad connection for MUX 33 mode. Note that the unused BANK 0-3 row drivers become columns drivers.
If a $33 \times 128$ LCD matrix is driven, the output row drivers R0-R15 and R32-R47 must be floating.
Figure 10. Physical $65 \times 128$ memory matrix and $33 \times 128$ correspondence


Figure 11. Output drivers rows and logical memory rows correspondence with MY = 0


Figure 12. Output drivers rows and logical memory rows correspondence with MY = 1


## Instruction Set

Two different instructions formats are provided:

- With D/C set to LOW
commands are sent to the Control circuitry.
- With D/C set to HIGH
the Data RAM is addressed Instructions have the syntax summarized in Table.1.


## Reset (RES)

At power-on, all internal registers and RAM content are not defined. A Reset pulse must be applied on RES pad (active low) to initialize the internal registers content (see Tables $3,4,5, \& 6$ ). Every on-going communication with the host controller is interrupted. The IC after the reset pulse is programmed in Power Down mode.
The Default configurations is:

- Horizontal addressing ( $\mathrm{V}=0$ )
- Normal instruction set ( $\mathrm{H}=0$ )
- Normal display ( $\mathrm{MX}=\mathrm{MY}=\mathrm{TRS}=\mathrm{BRS}=0$ )
- MUX 65 mode (MUX = 0)
- Display blank ( $\mathrm{E}=\mathrm{D}=0$ )
- Address counter X[6: 0] = 0 and $\mathrm{Y}[3: 0]=0$
- Temperature coefficient (TC[1:0] = 0)
- Bias system (BS[2 : 0] = 0)
- $\mathrm{V}_{\mathrm{OP}}=0$
- Power Down (PD = 1)

To clear the RAM content a MEMORY BLANK instruction should be executed.

## Power Down (PD = 1)

When at Power Down, all LCD outputs are kept at VSS (display off). Bias generator and VLCD generator are OFF (VLCDOUToutput is discharged to $\mathrm{V}_{\mathrm{SS}}$, and then is possible to disconnect $\mathrm{V}_{\text {LCDOUT }}$ ). The internal Oscillator is in off state. An external clock can be provided. The RAM contents is not cleared.

## Charge Pump Factor

The desired Charge Pump Multiplication Factor can be programmed though the S1 and S0 bits, as follows:

| S1 | S0 | Multiplication Factor |
| :---: | :---: | :---: |
| 0 | 0 | $2 X$ |
| 0 | 1 | $3 X$ |
| 1 | 0 | $4 X$ |
| 1 | 1 | $5 X$ |

At Reset the X2 factor is selected.

## Bias Levels

To properly drive the LCD, six (Including VLCD and VSS) different voltage (Bias) levels are generated. The ratios among these levels and VLCD, should be selected according to the MUX ratio (m). They are established to be (Fig. 14):

$$
\mathrm{V}_{\mathrm{LCD}}, \frac{\mathrm{n}+3}{\mathrm{n}+4} \mathrm{~V}_{\mathrm{LCD}}, \frac{\mathrm{n}+2}{\mathrm{n}+4} \mathrm{~V}_{\mathrm{LCD}}, \frac{2}{\mathrm{n}+4} \mathrm{~V}_{\mathrm{LCD}}, \frac{1}{\mathrm{n}+4} \mathrm{~V}_{\mathrm{LCD}}, \mathrm{~V}_{\mathrm{SS}}
$$

Figure 13. Bias level Generator

thus providing an $1 /(n+4)$ ratio, with $n$ calculated from:

$$
n=\sqrt{m}-3
$$

For $m=65, n=5$ and an $1 / 9$ ratio is set.
For $m=33, n=3$ and an $1 / 7$ ratio is set.
The STE2001 provides three bits (BS0, BS1, BS2) for programming the desired Bias Ratio as shown below:

| BS2 | BS1 | BS0 | $\mathbf{n}$ |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 7 |
| 0 | 0 | 1 | 6 |
| 0 | 1 | 0 | 5 |
| 0 | 0 | 1 | 4 |
| 1 | 0 | 0 | 3 |
| 1 | 1 | 1 | 2 |
| 1 | 1 | 1 | 1 |
| 1 |  |  | 0 |

The following table Bias Level for $m=65$ and $m=33$ are provided:

| Symbol | $\mathbf{m}=65(1 / 9)$ | $\mathbf{m}=33(1 / 7)$ |
| :---: | :---: | :---: |
| V 1 | $\mathrm{~V}_{\mathrm{LCD}}$ | $\mathrm{V}_{\mathrm{LCD}}$ |
| V 2 | $8 / 9^{*} \mathrm{~V}_{\mathrm{LCD}}$ | $6 / 7^{*} \mathrm{~V}_{\mathrm{LCD}}$ |
| V 3 | $7 / 9^{*} \mathrm{~V}_{\mathrm{LCD}}$ | $5 / 7^{*} \mathrm{~V}_{\mathrm{LCD}}$ |
| V 4 | $2 / 9^{*} \mathrm{~V}_{\mathrm{LCD}}$ | $2 / 7^{*} \mathrm{~V}_{\mathrm{LCD}}$ |
| V 5 | $1 / 9^{*} \mathrm{~V}_{\mathrm{LCD}}$ | $1 / 7^{*} \mathrm{~V}_{\mathrm{LCD}}$ |
| V 6 | $\mathrm{~V}_{\mathrm{SS}}$ | $\mathrm{V}_{\mathrm{SS}}$ |

## LCD Voltage Generation

The LCD Voltage at reference temperature $\left(\mathrm{To}=35^{\circ} \mathrm{C}\right)$ can be set using the VOP register content according to the following formula:

$$
\mathrm{V}_{\mathrm{LCD}}(\mathrm{~T}=\mathrm{To})=\mathrm{V}_{\mathrm{LCDO}}=\left(\mathrm{A}+\mathrm{V}_{\mathrm{OP}} \cdot \mathrm{~B}\right) \quad(\mathrm{i}=0,1)
$$

with the following values:

| Symbol | Value | Unit | Note |
| :---: | :---: | :---: | :---: |
| Ao | 2.90 | V | PRS $=0$ |
| A1 | 6.91 | V | PRS $=1$ |
| B | 0.034 | V |  |
| To | 35 | ${ }^{\circ} \mathrm{C}$ |  |

Note that the two PRS value produces two adjacent ranges for VLCD. If the register and PRS bit are set to zero
the internal voltage generator is switched off.
The proper value for the VLCD is a function of the Liquid Crystal Threshold Voltage (Vth) and of the Multiplexing Rate. A general expression for this is:

For MUX Rate $m=65$ the ideal $V_{\text {LCD }}$ is:

$$
\mathrm{V}_{\mathrm{LCD}}=\frac{1+\sqrt{\mathrm{m}}}{\sqrt{2 \cdot\left(1-\frac{1}{\sqrt{m}}\right)}} \cdot V_{\mathrm{th}}
$$

$$
\mathrm{V}_{\mathrm{LCD}}(\mathrm{to})=6.85 \cdot \mathrm{~V}_{\text {th }}
$$

than:

$$
V_{o p}=\frac{\left(6.85 \cdot V_{\text {th }}-A_{i}\right)}{0.03}
$$

## Temperature Coefficient

As the viscosity, and therefore the contrast, of the LCD are subject to change with temperature, there's the need to vary the LCD Voltage with temperature. The STE2001 provides the possibility to change the VLCD in a linear fashion against temperature with four different Temperature Coefficient selectable through the TC0 and TC1 bits.

| TC1 | TC0 | Value | Unit |
| :---: | :---: | :---: | :---: |
| 0 | 0 | -550 | $\mathrm{PPM} /{ }^{\circ} \mathrm{C}$ |
| 0 | 1 | -1350 | $\mathrm{PPM} /{ }^{\circ} \mathrm{C}$ |
| 1 | 0 | -1650 | $\mathrm{PPM} /{ }^{\circ} \mathrm{C}$ |
| 1 | 1 | -2650 | $\mathrm{PPM} /{ }^{\circ} \mathrm{C}$ |

Figure 14. VLCD Slopes Cross Point with Different TC


Figure 15.


Finally, the VLCD voltage at a given ( T ) temperature can be calculated as:

$$
\mathrm{V}_{\mathrm{LCD}}(\mathrm{~T})=\mathrm{V}_{\mathrm{LCDO}} \cdot[1+(\mathrm{T}-\mathrm{To}) \cdot \mathrm{TC}]
$$

## Memory Blanking Procedure

This instruction allows to fill the memory with "blank" patterns, in order to delete patterns randomly generated in memory when starting up the device. This instruction substitutes (128X9) single "write" instructions. It is possible to program "Memory Blanking Procedure" only under the following conditions:

$$
\begin{array}{ll}
-\mathrm{X} \text { address } & =0 \\
-\mathrm{Y} \text { address } & =0 \\
-\mathrm{V} \text { bit } & =0 \\
-\mathrm{PD} \text { bit } & =0 \\
-\mathrm{MX} \text { bit } & =0
\end{array}
$$

The end of the procedure will be notified on the $\overline{\text { BSY_FLG }}$ pad going HIGH (while LOW the procedure is running). Any instruction programmed with BSY_FLG LOW will be ignored that is, no instruction can be programmed for a period equivalent to 128X9 internal write cycles (128X9X1/fclock). The start of Memory blanking procedure will be between one and two fclock cycles from the last active edge ( E rising edge for the parallel interface, last SCLK rising edge for the Serial interface, last SCL rising edge for the RC interface).

## Checker Board Procedure

This instruction allows to fill the memory with "checker-board" pattern. It is mainly intended to developers, who can now simply obtain complex module test configuration by means of a single instruction. It is possible to program "Checker Board Procedure" only under the following conditions:

$$
\begin{array}{ll}
-\mathrm{X} \text { address } & =0 \\
-\mathrm{Y} \text { address } & =0 \\
-\mathrm{V} \text { bit } & =0 \\
-\mathrm{PD} \text { bit } & =0 \\
-\mathrm{MX} \text { bit } & =0
\end{array}
$$

The end of the procedure will be notified on the $\overline{\mathrm{BSY} \_F L G}$ pad going HIGH, while LOW the procedure is running. Any instruction programmed with BSY_FLG LOW will be ignored, that is, no instruction can be programmed for a period equivalent to 128X9 internal write cycles (128X9X1/fclock). The start of Memory blanking procedure will be between one and two fclock cycles from the last active edge ( $E$ rising edge for the parallel interface, last SCLK rising edge for the Serial interface, last SCL rising edge for the ${ }^{2} \mathrm{C}$ interface).

## Scroll

The STE2001 can scroll the graphics display in units of raster-rows. The scrolling function is achieved changing the correspondence between the rows of the logical memory map and the output row drivers. The scroll function doesn't affect the data ram content. It is only related to the visualization process. The information output on the drivers is related to the row reading sequence (the 1st row read is output on R0, the 2nd on R1 and so on). Scrolling means reading the matrix starting from a row that is sequentially increased or decreased. After every scrolling command the offset between the memory address and the memory scanning pointer is increased or decreased by one. The offset range is between 0 to 63 in mux 65 mode and $0-31$ in mux 33 mode. After the 64th scrolling command in mux 65 mode and after the 32th in mux 33 mode, the offset between the memory address and the memory scanning pointer is again zero (Cyclic Scrolling). Bank8 is always accessed last in each frame, and so isn't scrolled.
If the DIR Bit is set to a logic zero the offset register is increased by one and the raster is scrolled from top down. If the DIR Bit is set to a logic one the offset register is decreased by one and the raster is scrolled from bottom-up.

## Bus Interfaces

To provide the widest flexibility and ease of use the STE2001 features three different methods for interfacing the host Controller. To select the desired interface the SEL1 and SEL2 pads need to be connected to a logic LOW (connect to GND) or a logic HIGH (connect to VDD). All the I/O pins of the unused interfaces must be connected to GND. If I/O pins voltage is lower than VDD interfaces could sink more current than expected.
All interfaces are working while the STE2001 is in Power Down.

| SEL2 | SEL1 | Interface | Note |
| :---: | :---: | :---: | :--- |
| 0 | 0 | $I^{2} \mathrm{C}$ | Read and Write; Fast and <br> High Speed Mode |
| 0 | 1 | Serial | Write only |
| 1 | 1 | Parallel | Write only |
| 1 | 0 | Not Used |  |

## $\mathrm{I}^{2} \mathrm{C}$ Interface

The $\mathrm{I}^{2} \mathrm{C}$ interface is a fully complying $\mathrm{I}^{2} \mathrm{C}$ bus specification, selectable to work in both Fast ( 400 kHz Clock) and High Speed Mode ( 3.4 MHz ).
This bus is intended for communication between different Ics. It consists of two lines: one bi-directional for data signals (SDA) and one for clock signals (SCL). Both the SDA and SCL lines must be connected to a positive supply voltage via an active or passive pull-up.
The following protocol has been defined:

- Data transfer may be initiated only when the bus is not busy.
- During data transfer, the data line must remain stable whenever the clock line is high. Changes in the data line while the clock line is high will be interpreted as control signals.
Accordingly, the following bus conditions have been defined:
BUS not busy: Both data and clock lines remain High.
Start Data Transfer: A change in the state of the data line, from High to Low, while the clock is High, define the START condition.

Stop Data Transfer: A Change in the state of the data line, from low to High, while the clock signal is High, defines the STOP condition.
Data Valid: The state of the data line represents valid data when after a start condition, the data line is stable for the duration of the High period of the clock signal. The data on the line may be changed during the Low period of the clock signal. There is one clock pulse per bit of data.
Each data transfer is initiated with a start condition and terminated with a stop condition. The number of data bytes transferred between the start and the stop conditions is not limited. The information is transmitted bytewide and each receiver acknowledges with the ninth bit.

By definition, a device that gives out a message is called "transmitter", the receiving device that gets the signals is called "receiver". The device that controls the message is called "master". The devices that are controlled by the master are called "slaves"
Acknowledge. Each byte of eight bits is followed by one acknowledge bit. This acknowledge bit is a low level put on the bus by the receiver, whereas the master generates an extra acknowledge related clock pulse.
A slave receiver which is addressed must generate an acknowledge after the reception of each byte. Also, a master receiver must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges has to pull down the SDA_IN line during the acknowledge clock pulse. Of course, setup and hold time must be taken into account. A master receiver must signal an end-of-data to the slave transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this case, the transmitter must leave the data line High to enable the master to generate the STOP condition.
Connecting SDA_IN and SDA_OUT together the SDA line become the standard data line. Having the acknowledge output (SDAOUT) separated from the serial data line is advantageous in Chip-On-Glass (COG) applications. In COG applications where the track resistance from the SDAOUT pad to the system SDA line can be significant, a potential divider is generated by the bus pull-up resistor and the Indium Tin Oxide (ITO) track resistance. It is possible that during the acknowledge cycle the STE2001 will not be able to create a valid logic 0 level. By splitting the SDA input from the output the device could be used in a mode that ignores the acknowledge bit. In COG applications where the acknowledge cycle is required, it is necessary to minimize the track resistance from the SDACK pad to the system SDA line to guarantee a valid LOW level.
To be compliant with the ${ }^{2}$ C-bus Hs-mode specification the STE2001 is able to detect the special sequence "S00001xxx". After this sequence no acknowledge pulse is generated.
Since no internal modification are applied to work in Hs-mode, the device is able to work in Hs-mode without detecting the master code.

Figure 16. Bit transfer and START,STOP conditions definition


Figure 17. Acknowledgment on thel ${ }^{2} \mathrm{C}$-bus


Figure 18. $I^{2} \mathrm{C}$-bus timings


## Communication Protocol

The STE2001 is an ${ }^{2}$ C slave. The access to the device is bi-directional since data write and status read are allowed. Two are the device addresses available for the device. Both have in common the first 6 bits ( 011110 ). The least significant bit of the slave address is set by connecting the SAO input to a logic 0 or to a logic 1.
To start the communication between the bus master and the slave LCD driver, the master must initiate a START condition. Following this, the master sends an 8 -bit byte, shown in Fig. 18, on the SDA bus line (Most significant bit first).
This consists of the 7-bit Device select Code, and the 1-bit Read/Write Designator (RW).
All slaves with the corresponding address acknowledge in parallel, all the others will ignore the ${ }^{2} \mathrm{C}$-bus transfer.

## Writing Mode.

If the R/W bit is set to logic 0 the STE2001 is set to be a receiver. After the slaves acknowledge one or more command word follows to define the status of the device.
A command word is composed by two bytes. The first is a control byte which defines the Co and D $\bar{C}$ values, the second is a data byte (fig 18). The Co bit is the command MSB and defines if after this command will follow one data byte and an other command word or if will follow a stream of data ( $\mathrm{Co}=1 \mathrm{Command}$ word, $\mathrm{Co}=0$ Stream of data). The $D / \bar{C}$ bit defines whether the data byte is a command or RAM data ( $D \bar{C}=1$ RAM Data, $D /$ $\overline{\mathrm{C}}=0$ Command).
If $C o=1$ and $D / \bar{C}=0$ the incoming data byte is decoded as a command, and if $C o=1$ and $D \bar{C}=1$, the following data byte will be stored in the data RAM at the location specified by the data pointer.
E very byte of a command word must be acknowledged by all addressed units.
After the last control byte, if $\mathrm{D} / \overline{\mathrm{C}}$ is set to a logic 1 the incoming data bytes are stored inside the STE2001 Display RAM starting at the address specified by the data pointer. The data pointer is automatically updated after every byte written and in the end points to the last RAM location written.
Every byte must be acknowledged by all addressed units.

## Reading Mode.

If the R/W bit is set to logic 1 the chip will output data immediately after the slave address. If the D/C bit sent during the last write access, is set to a logic 0 , the byte read is the status byte.

Figure 19. communication protocol


## SERIAL INTERFACE

The STE2001 serial Interface is a unidirectional link between the display driver and the application supervisor. It consists of four lines: one for data signals (SDIN), one for clock signals (SCLK), one for the peripheral enable ( $\overline{\mathrm{SCE}}$ ) and one for mode selection (SD/C).
The serial interface is active only if the $\overline{\mathrm{SCE}}$ line is set to a logic 0 . When $\overline{\mathrm{SCE}}$ line is high the serial peripheral power consumption is zero.
The STE2001 is always a slave on the bus and receive the communication clock on the SCLK pin from the master. The STE2001 is only able to receive data.
Information are exchanged byte-wide. During data transfer, the data line is sampled on the positive SCLK edge. While $\overline{\text { SCE }}$ pin is high the serial interface is kept in reset.
$S D / \bar{C}$ line status indicates whether the byte is a command ( $S D / \bar{C}=0$ ) or RAM data ( $S D / \bar{C}=1$ );it is read on the eighth SCLK clock pulse during every byte transfer.
If $\overline{\text { SCE }}$ stays low after the last bit of a command/data byte, the serial interface expects the MSB of the next byte at the next SCLK positive edge.
A reset pulse on $\overline{\operatorname{RES}}$ pin interrupts the transmission. No data is written into the data RAM and all the internal registers are cleared.
If $\overline{S C E}$ is low after the positive edge of $\overline{R E S}$, the serial interface is ready to receive data.

Figure 20. Serial bus protocol - one byte transmission


Figure 21. Serial bus protocol - several byte transmission


Figure 22. RESET effect on the serial interface


## Parallel Interface

The STE2001 parallel Interface is a unidirectional link between the display driver and the application supervisor. It consists of ten lines: eight data lines (from DB7 to DB0) and two control lines. The control lines are: enable (E) for data latch and PD/C for mode selection.

The data lines and the control line values are internally latched on E rising edge (fig. 23).
Figure 23. Parallel interface timing


Table 1. Instruction Set

| Instruction | D/C | R/W |  |  |  |  |  |  |  |  | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |  |
| $\mathrm{H}=0$ or $\mathrm{H}=1$ |  |  |  |  |  |  |  |  |  |  |  |
| NOP | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | No Operation |
| Function Set | 0 | 0 | 0 | 0 | 1 | MX | MY | PD | V | H | Power Down Management; Entry Mode; Extended Instruction Set |
| Read Status Byte | 0 | 1 | PD | TRS | BRS | D | E | MX | MY | DO | ( ${ }^{2} \mathrm{C}$ interface only ) |
| Write Data | 1 | 0 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Writes data to RAM |
| $\mathrm{H}=0$ |  |  |  |  |  |  |  |  |  |  |  |
| Memory Blank | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | Starts Memory Blank Procedure |
| Scroll | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | DIR | Scrolls by one Row UP or DOWN |
| VLCD Range Setting | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | PRS | VLDC programming range selection |
| Display Control | 0 | 0 | 0 | 0 | 0 | 0 | 1 | D | 0 | E | Select Display Configuration |
| Set CP Factor | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | S1 | S0 | Charge Pump Multiplication Factor |
| Set RAM Y | 0 | 0 | 0 | 1 | 0 | 0 | Y3 | Y2 | Y1 | Y0 | Set Horizontal (Y) RAM Address |
| Set RAM X | 0 | 0 | 1 | X6 | X5 | X4 | X3 | X2 | X1 | X0 | Set Vertical (X) RAM Address |
| $\mathrm{H}=1$ |  |  |  |  |  |  |  |  |  |  |  |
| Checker Board | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | Starts Checker Board Procedure |
| Multiplex Select | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | MUX | Selects MUX factor |
| TC Select | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | TC1 | TC0 | Set Temperature Coefficient for VLDC |
| Output Address | 0 | 0 | 0 | 0 | 0 | 0 | 1 | DO | TRS | BRS | Set Row Order on Output Pads |
| Bias Ratios | 0 | 0 | 0 | 0 | 0 | 1 | 0 | BS2 | BS1 | BS0 | Set desired Bias Ratios |
| Reserved | 0 | 0 | 0 | 1 | X | X | X | X | X | X | Not to be used |
| Set $\mathrm{V}_{\text {OP }}$ | 0 | 0 | 1 | OP6 | OP5 | OP4 | OP3 | OP2 | OP1 | OP0 | $\mathrm{V}_{\text {OP }}$ register Write instruction |

Table 2. Explanations of Table 6 symbols

| BIT | 0 | 1 | RESET STATE |
| :---: | :---: | :---: | :---: |
| DIR | Scroll by one down | Scroll by one up |  |
| H | Use basic instruction set | Use extended instruction set | 0 |
| PD | Device fully working | Device in power down | 1 |
| V | Horizontal addressing | Vertical addressing | 0 |
| MX | Normal X axis addressing | X axis address is mirrored. | 0 |
| MY | Image is displayed not vertically mirrored | Image is displayed vertically mirrored | 0 |
| TRS | No top rows mirroring | Top rows mirroring (row pads 16-31 \& 48-64) | 0 |
| BRS | No bottom rows mirroring | Bottom rows mirroring (row pads 0-15 \& 32-47) | 0 |
| DO | MSB on TOP | MSB on BOTTOM | 0 |
| PRS | $\mathrm{V}_{\text {LCD }}=2.94 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{LCD}}=6.75 \mathrm{~V}$ | 0 |
| MUX | 1:65 multiplexing ratio | 1:33 multiplexing ratio | 0 |

Table 3.

| D | E | DESCRIPTION | RESET STATE |
| :---: | :---: | :--- | :---: |
| 0 | 0 | display blank | $\mathrm{D}=0$ |
| 1 | 0 | normal mode |  |
| 0 | 1 | all display segments on |  |
| 1 | 1 | inverse video mode |  |

Table 4.

| S1 | S0 | DESCRIPTION | RESET STATE |
| :---: | :---: | :--- | :---: |
| 0 | 0 | Multiplication Factor 2X |  |
| 0 | 1 | Multiplication Factor 3X | 0 |
| 1 | 0 | Multiplication Factor 4X |  |
| 1 | 1 | Multiplication Factor 5X |  |

Table 5.

| TC1 | TC0 | DESCRIPTION | RESET STATE |
| :---: | :---: | :--- | :---: |
| 0 | 0 | VLCD temperature Coefficient 0 | 00 |
| 0 | 1 | VLCD temperature Coefficient 1 |  |
| 1 | 0 | VLCD temperature Coefficient 2 |  |
| 1 | 1 | VLCD temperature Coefficient 3 |  |

Table 6.

| BS2 | BS1 | BSO | DESCRIPTION | RESET STATE |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | Bias Ratio equal to 7 | 000 |
| 0 | 0 | 1 | Bias Ratio equal to 6 |  |
| 0 | 1 | 0 | Bias Ratio equal to 5 |  |
| 0 | 1 | 1 | Bias Ratio equal to 4 |  |
| 1 | 0 | 0 | Bias Ratio equal to 3 |  |
| 1 | 0 | 1 | Bias Ratio equal to 2 |  |
| 1 | 1 | 0 | Bias Ratio equal to 1 |  |
| 1 | 1 | 1 | Bias Ratio equal to 0 |  |

Figure 24. Application Schematic Using an External LCD Voltage Generator


Figure 25. Application Schematic using the Internal LCD Voltage Generator and two separate supplies


Figure 26. Application Schematic using the Internal LCD Voltage Generator and a single supply


Figure 27. Pad Configuration with I2C interface


Figure 28. Pad Configuration with Parallel interface


Figure 29. Pad Configuration with Serial interface


Figure 30. Power OFF Timing Diagram


Figure 31. Power OFF Sequence


Figure 32. Power-Up \& RESET timing diagram


Figure 33. Power-Up \& RESET timing diagram


Figure 34. Power Up Sequence


Figure 35. Chip Mechanical Drawing


Figure 36. Improved ALTH \& PLESKO Driving Method


Figure 37. DATA RAM to display Mapping


Table 7. Test Pin Configuration

| Test Numb. | Pin |
| :---: | :---: |
| TEST_0 | GND |
| TEST_1 | GND |
| TEST_2 | GND |
| TEST_3 | GND |
| TEST_4 | OPEN |
| TEST_5 | OPEN |
| TEST_6 | OPEN |
| TEST_7 | OPEN |
| T8 | OPEN |
| T9 | OPEN |
| TEST_10 | OPEN |
| TEST_11 | OPEN |
| TEST_12 | OPEN |
| TEST_13 | OPEN |

Table 8. Mechanical Dimensions

| Die Size | $2.12 \mathrm{~mm} \times 12.5 \mathrm{~mm}$ |
| :--- | :---: |
| Pad Pitch | $70 \mu \mathrm{~m}$ |
| Pad Size | $62 \mu \mathrm{~m} \times 100 \mu \mathrm{~m}$ |
| Bump Dimensions | $50 \mu \mathrm{~m} \times 88 \mu \mathrm{~m} \times 17.5$ |
| WFS Thickness | $500 \mu \mathrm{~m}$ |

Table 9. Pad Coordinates

| NAME | PAD | $\mathrm{X}(\mu \mathrm{m})$ | $\mathrm{Y}(\mu \mathrm{m})$ |
| :---: | :---: | :---: | :---: |
| R0 | 1 | -5,994 | -898.2 |
| R1 | 2 | -5,924 | -898.2 |
| R2 | 3 | -5,854 | -898.2 |
| R3 | 4 | -5,784 | -898.2 |
| R4 | 5 | -5,714 | -898.2 |
| R5 | 6 | -5,644 | -898.2 |
| R6 | 7 | -5,574 | -898.2 |
| R7 | 8 | -5,504 | -898.2 |
| R8 | 9 | -5,434 | -898.2 |
| R9 | 10 | -5,364 | -898.2 |
| R10 | 11 | -5,294 | -898.2 |
| R11 | 12 | -5,224 | -898.2 |
| R12 | 13 | -5,154 | -898.2 |
| R13 | 14 | -5,084 | -898.2 |
| R14 | 15 | -5,014 | -898.2 |
| R15 | 16 | -4,944 | -898.2 |
| C0 | 17 | -4,591.8 | -898.2 |
| C1 | 18 | -4,521.8 | -898.2 |
| C2 | 19 | -4,451.8 | -898.2 |
| C3 | 20 | -4,381.8 | -898.2 |
| C4 | 21 | -4,311.8 | -898.2 |
| C5 | 22 | -4,241.8 | -898.2 |
| C6 | 23 | -4,171.8 | -898.2 |
| C7 | 24 | -4,101.8 | -898.2 |
| C8 | 25 | -4,031.8 | -898.2 |
| C9 | 26 | -3,961.8 | -898.2 |
| C10 | 27 | -3,891.8 | -898.2 |
| C11 | 28 | -3,821.8 | -898.2 |
| C12 | 29 | -3,751.8 | -898.2 |

Table 9. Pad Coordinates (continued)

| NAME | PAD | $X(\mu \mathrm{~m})$ | $\mathrm{Y}(\mu \mathrm{m})$ |
| :---: | :---: | :---: | :---: |
| C13 | 30 | -3,681.8 | -898.2 |
| C14 | 31 | -3,611.8 | -898.2 |
| C15 | 32 | -3,541.8 | -898.2 |
| C16 | 33 | -3,471.8 | -898.2 |
| C17 | 34 | -3,401.8 | -898.2 |
| C18 | 35 | -3,331.8 | -898.2 |
| C19 | 36 | -3,261.8 | -898.2 |
| C20 | 37 | -3,191.8 | -898.2 |
| C21 | 38 | -3,121.8 | -898.2 |
| C22 | 39 | -3,051.8 | -898.2 |
| C23 | 40 | -2,981.8 | -898.2 |
| C24 | 41 | -2,911.8 | -898.2 |
| C25 | 42 | -2,841.8 | -898.2 |
| C26 | 43 | -2,771.8 | -898.2 |
| C27 | 44 | -2,701.8 | -898.2 |
| C28 | 45 | -2,631.8 | -898.2 |
| C29 | 46 | -2,561.8 | -898.2 |
| C30 | 47 | -2,491.8 | -898.2 |
| C31 | 48 | -2,421.8 | -898.2 |
| C32 | 49 | -2,351.8 | -898.2 |
| C33 | 50 | -2,281.8 | -898.2 |
| C34 | 51 | -2,211.8 | -898.2 |
| C35 | 52 | -2,141.8 | -898.2 |
| C36 | 53 | -2,071.8 | -898.2 |
| C37 | 54 | -2,001.8 | -898.2 |
| C38 | 55 | -1,931.8 | -898.2 |
| C39 | 56 | -1,861.8 | -898.2 |
| C40 | 57 | -1,791.8 | -898.2 |
| C41 | 58 | -1,721.8 | -898.2 |
| C42 | 59 | -1,651.8 | -898.2 |
| C43 | 60 | -1,581.8 | -898.2 |
| C44 | 61 | -1,511.8 | -898.2 |
| C45 | 62 | -1,441.8 | -898.2 |
| C46 | 63 | -1,371.8 | -898.2 |
| C47 | 64 | -1,301.8 | -898.2 |
| C48 | 65 | -1,231.8 | -898.2 |
| C49 | 66 | -1,161.8 | -898.2 |

Table 9. Pad Coordinates (continued)

| NAME | PAD | $X(\mu \mathrm{~m})$ | $\mathrm{Y}(\mu \mathrm{m})$ |
| :---: | :---: | :---: | :---: |
| C50 | 67 | -1,091.8 | -898.2 |
| C51 | 68 | -1,021.8 | -898.2 |
| C52 | 69 | -951.8 | -898.2 |
| C53 | 70 | -881.8 | -898.2 |
| C54 | 71 | -811.8 | -898.2 |
| C55 | 72 | -741.8 | -898.2 |
| C56 | 73 | -671.8 | -898.2 |
| C57 | 74 | -601.8 | -898.2 |
| C58 | 75 | -531.8 | -898.2 |
| C59 | 76 | -461.8 | -898.2 |
| C60 | 77 | -391.8 | -898.2 |
| C61 | 78 | -321.8 | -898.2 |
| C62 | 79 | -251.8 | -898.2 |
| C63 | 80 | -181.8 | -898.2 |
| C64 | 81 | 175.44 | -898.2 |
| C65 | 82 | 245.44 | -898.2 |
| C66 | 83 | 315.44 | -898.2 |
| C67 | 84 | 385.44 | -898.2 |
| C68 | 85 | 455.44 | -898.2 |
| C69 | 86 | 525.44 | -898.2 |
| C70 | 87 | 595.44 | -898.2 |
| C71 | 88 | 665.44 | -898.2 |
| C72 | 89 | 735.44 | -898.2 |
| C73 | 90 | 805.44 | -898.2 |
| C74 | 91 | 875.44 | -898.2 |
| C75 | 92 | 945.44 | -898.2 |
| C76 | 93 | 1,015.44 | -898.2 |
| C77 | 94 | 1,085.44 | -898.2 |
| C78 | 95 | 1,155.44 | -898.2 |
| C79 | 96 | 1,225.44 | -898.2 |
| C80 | 97 | 1,295.44 | -898.2 |
| C81 | 98 | 1,365.44 | -898.2 |
| C82 | 99 | 1,435.44 | -898.2 |
| C83 | 100 | 1,505.44 | -898.2 |
| C84 | 101 | 1,575.44 | -898.2 |
| C85 | 102 | 1,645.44 | -898.2 |
| C86 | 103 | 1,715.44 | -898.2 |

Table 9. Pad Coordinates (continued)

| NAME | PAD | $\mathrm{X}(\mu \mathrm{m})$ | $\mathrm{Y}(\mu \mathrm{m})$ |
| :---: | :---: | :---: | :---: |
| C87 | 104 | 1,785.44 | -898.2 |
| C88 | 105 | 1,855.44 | -898.2 |
| C89 | 106 | 1,925.44 | -898.2 |
| C90 | 107 | 1,995.44 | -898.2 |
| C91 | 108 | 2,065.44 | -898.2 |
| C92 | 109 | 2,135.44 | -898.2 |
| C93 | 110 | 2,205.44 | -898.2 |
| C94 | 111 | 2,275.44 | -898.2 |
| C95 | 112 | 2,345.44 | -898.2 |
| C96 | 113 | 2,415.44 | -898.2 |
| C97 | 114 | 2,485.44 | -898.2 |
| C98 | 115 | 2,555.44 | -898.2 |
| C99 | 116 | 2,625.44 | -898.2 |
| C100 | 117 | 2,695.44 | -898.2 |
| C101 | 118 | 2,765.44 | -898.2 |
| C102 | 119 | 2,835.44 | -898.2 |
| C103 | 120 | 2,905.44 | -898.2 |
| C104 | 121 | 2,975.44 | -898.2 |
| C105 | 122 | 3,045.44 | -898.2 |
| C106 | 123 | 3,115.44 | -898.2 |
| C107 | 124 | 3,185.44 | -898.2 |
| C108 | 125 | 3,255.44 | -898.2 |
| C109 | 126 | 3,325.44 | -898.2 |
| C110 | 127 | 3,395.44 | -898.2 |
| C111 | 128 | 3,465.44 | -898.2 |
| C112 | 129 | 3,535.44 | -898.2 |
| C113 | 130 | 3,605.44 | -898.2 |
| C114 | 131 | 3,675.44 | -898.2 |
| C115 | 132 | 3,745.44 | -898.2 |
| C116 | 133 | 3,815.44 | -898.2 |
| C117 | 134 | 3,885.44 | -898.2 |
| C118 | 135 | 3,955.44 | -898.2 |
| C119 | 136 | 4,025.44 | -898.2 |
| C120 | 137 | 4,095.44 | -898.2 |
| C121 | 138 | 4,165.44 | -898.2 |
| C122 | 139 | 4,235.44 | -898.2 |
| C123 | 140 | 4,305.44 | -898.2 |

Table 9. Pad Coordinates (continued)

| NAME | PAD | $X$ ( $\mu \mathrm{m}$ ) | $\mathrm{Y}(\mu \mathrm{m})$ |
| :---: | :---: | :---: | :---: |
| C124 | 141 | 4,375.44 | -898.2 |
| C125 | 142 | 4,445.44 | -898.2 |
| C126 | 143 | 4,515.44 | -898.2 |
| C127 | 144 | 4,585.44 | -898.2 |
| R47 | 145 | 4,943.84 | -898.2 |
| R46 | 146 | 5,013.84 | -898.2 |
| R45 | 147 | 5,083.84 | -898.2 |
| R44 | 148 | 5,153.84 | -898.2 |
| R43 | 149 | 5,223.84 | -898.2 |
| R42 | 150 | 5,293.84 | -898.2 |
| R41 | 151 | 5,363.84 | -898.2 |
| R40 | 152 | 5,433.84 | -898.2 |
| R39 | 153 | 5,503.84 | -898.2 |
| R38 | 154 | 5,573.84 | -898.2 |
| R37 | 155 | 5,643.84 | -898.2 |
| R36 | 156 | 5,713.84 | -898.2 |
| R35 | 157 | 5,783.84 | -898.2 |
| R34 | 158 | 5,853.84 | -898.2 |
| R33 | 159 | 5,923.84 | -898.2 |
| R32 | 160 | 5,993.84 | -898.2 |
| R48 | 161 | 6,021.92 | 898.2 |
| R49 | 162 | 5,951.92 | 898.2 |
| R50 | 163 | 5,881.92 | 898.2 |
| R51 | 164 | 5,811.92 | 898.2 |
| R52 | 165 | 5,741.92 | 898.2 |
| R53 | 166 | 5,671.92 | 898.2 |
| R54 | 167 | 5,601.92 | 898.2 |
| R55 | 168 | 5,531.92 | 898.2 |
| R56 | 169 | 5,461.92 | 898.2 |
| R57 | 170 | 5,391.92 | 898.2 |
| R58 | 171 | 5,321.92 | 898.2 |
| R59 | 172 | 5,251.92 | 898.2 |
| R60 | 173 | 5,181.92 | 898.2 |
| R61 | 174 | 5,111.92 | 898.2 |
| R62 | 175 | 5,041.92 | 898.2 |
| R63 | 176 | 4,971.92 | 898.2 |
| R64 | 177 | 4,901.92 | 898.2 |

Table 9. Pad Coordinates (continued)

| NAME | PAD | $X(\mu \mathrm{~m})$ | $\mathrm{Y}(\mu \mathrm{m})$ |
| :---: | :---: | :---: | :---: |
| TEST_3 | 178 | 4,640.52 | 898.2 |
| TEST_2 | 179 | 4,500.68 | 898.2 |
| TEST_1 | 180 | 4,360.84 | 898.2 |
| TEST_0 | 181 | 4,221 | 898.2 |
| VSSOUT | 182 | 4,151 | 898.2 |
| SEL2 | 183 | 4,011.16 | 898.2 |
| SEL1 | 184 | 3,871.32 | 898.2 |
| OSC | 185 | 3,731.48 | 898.2 |
| VDD1_1 | 186 | 3,661.48 | 898.2 |
| VDD1_2 | 187 | 3,591.48 | 898.2 |
| VDD1_3 | 188 | 3,521.48 | 898.2 |
| VDD1_4 | 189 | 3,451.48 | 898.2 |
| VDD1_5 | 190 | 3,381.48 | 898.2 |
| VDD1_6 | 191 | 3,311.48 | 898.2 |
| VDD3_1 | 192 | 3,223.08 | 898.2 |
| VDD3_2 | 193 | 3,153.08 | 898.2 |
| VDD3_3 | 194 | 3,083.08 | 898.2 |
| VDD2_1 | 195 | 2,994.68 | 898.2 |
| VDD2_2 | 196 | 2,924.68 | 898.2 |
| VDD2_3 | 197 | 2,854.68 | 898.2 |
| VDD2_4 | 198 | 2,784.68 | 898.2 |
| VDD2_5 | 199 | 2,714.68 | 898.2 |
| VDD2_6 | 200 | 2,644.68 | 898.2 |
| VDD2_7 | 201 | 2,574.68 | 898.2 |
| TEST_7 | 202 | 2,033.84 | 898.2 |
| TEST_6 | 203 | 1,894 | 898.2 |
| TEST_5 | 204 | 1,754.16 | 898.2 |
| TEST_4 | 205 | 1,614.32 | 898.2 |
| BSY_FLAG | 206 | 1,474.48 | 898.2 |
| SDIN | 207 | 1,333.2 | 898.2 |
| SD/C | 208 | 1,193.36 | 898.2 |
| SCE | 209 | 1,053.52 | 898.2 |
| SCLK | 210 | 913.68 | 898.2 |
| D7 | 211 | 773.84 | 898.2 |
| D6 | 212 | 634 | 898.2 |
| D5 | 213 | 494.16 | 898.2 |
| D4 | 214 | 354.32 | 898.2 |

Table 9. Pad Coordinates (continued)

| NAME | PAD | $X(\mu \mathrm{~m})$ | $\mathrm{Y}(\mu \mathrm{m})$ |
| :---: | :---: | :---: | :---: |
| D3 | 215 | 214.48 | 898.2 |
| D2 | 216 | 74.64 | 898.2 |
| D1 | 217 | -65.2 | 898.2 |
| D0 | 218 | -205.04 | 898.2 |
| PD/C | 219 | -344.88 | 898.2 |
| E | 220 | -484.72 | 898.2 |
| RES | 221 | -624.56 | 898.2 |
| SDA_OUT | 222 | -764.4 | 898.2 |
| SDA_IN | 223 | -904.24 | 898.2 |
| SCL | 224 | -1,044.08 | 898.2 |
| SAO | 225 | -1,183.92 | 898.2 |
| TEST9 | 226 | -1,722.04 | 898.2 |
| VSS1_1 | 227 | -1,795.48 | 898.2 |
| VSS1_2 | 228 | -1,865.48 | 898.2 |
| VSS1_3 | 229 | -1,935.48 | 898.2 |
| VSS1_4 | 230 | -2,075.88 | 898.2 |
| VSS1_5 | 231 | -2,145.88 | 898.2 |
| VSS1_6 | 232 | -2,215.88 | 898.2 |
| VSS2_1 | 233 | -2,356.28 | 898.2 |
| VSS2_2 | 234 | -2,426.28 | 898.2 |
| VSS2_3 | 235 | -2,496.28 | 898.2 |
| VSS2_4 | 236 | -2,636.68 | 898.2 |
| VSS2_5 | 237 | -2,706.68 | 898.2 |
| VSS2_6 | 238 | -2,776.68 | 898.2 |
| VLCDOUT1 | 239 | -3,545.64 | 898.2 |
| VLCDOUT2 | 240 | -3,615.64 | 898.2 |
| VLCDOUT3 | 241 | -3,685.64 | 898.2 |
| VLCDOUT4 | 242 | -3,755.64 | 898.2 |
| VLCDOUT5 | 243 | -3,825.64 | 898.2 |
| VLCDOUT6 | 244 | -3,895.64 | 898.2 |
| VLCSENSE | 245 | -3,968.08 | 898.2 |
| VLCDIN_1 | 246 | -4,040.48 | 898.2 |
| VLCDIN_2 | 247 | -4,110.48 | 898.2 |
| VLCDIN_3 | 248 | -4,180.48 | 898.2 |
| VLCDIN_4 | 249 | -4,250.48 | 898.2 |
| VLCDIN_5 | 250 | -4,320.48 | 898.2 |
| VLCDIN_6 | 251 | -4,390.48 | 898.2 |

Table 9. Pad Coordinates (continued)

| NAME | PAD | $X(\mu \mathrm{~m})$ | $\mathrm{Y}(\mu \mathrm{m})$ |
| :---: | :---: | :---: | :---: |
| TEST_12 | 252 | -4,460.48 | 898.2 |
| TEST_13 | 253 | -4,540.48 | 898.2 |
| TEST_10 | 254 | -4,620.48 | 898.2 |
| TEST_11 | 255 | -4,700.48 | 898.2 |
| TEST_8 | 256 | -4,780.48 | 898.2 |
| R31 | 257 | -4,971.92 | 898.2 |
| R30 | 258 | -5,041.92 | 898.2 |
| R29 | 259 | -5,111.92 | 898.2 |
| R28 | 260 | -5,181.92 | 898.2 |
| R27 | 261 | -5,251.92 | 898.2 |
| R26 | 262 | -5,321.92 | 898.2 |
| R25 | 263 | -5,391.92 | 898.2 |
| R24 | 264 | -5,461.92 | 898.2 |
| R23 | 265 | -5,531.92 | 898.2 |
| R22 | 266 | -5,601.92 | 898.2 |
| R21 | 267 | -5,671.92 | 898.2 |
| R20 | 268 | -5,741.92 | 898.2 |
| R19 | 269 | -5,811.92 | 898.2 |
| R18 | 270 | -5,881.92 | 898.2 |
| R17 | 271 | -5,951.92 | 898.2 |
| R16 | 272 | -6,021.92 | 898.2 |

Table 10. Alignment marks coordinates

| $\mathbf{X}$ | $\mathbf{Y}$ | MARKS |
| :---: | :---: | :---: |
| 4806.2 | 901.8 | mark1 |
| -4876.2 | 901.8 | mark2 |
| -6092.6 | -901.8 | mark3 |
| 6092.6 | -901.8 | mark4 |

Figure 38. Alignment marks dimensions


Figure 39.


Figure 40. Tray Information


Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics © 2001 STMicroelectronics - All Rights Reserved

STMicroelectronics GROUP OF COMPANIES
Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - U.S.A.
http://www.st.com


[^0]:    This is preliminary information on a new product now in development. Details are subject to change without notice.

