



# STV2000

## I<sup>2</sup>C SINGLE FREQUENCY DEFLECTION PROCESSOR AND 70 MHz RGB PREAMPLIFIER

PRELIMINARY DATA

### FEATURES

#### Horizontal deflection

- Single frequency, self adaptive oscillator.
- TTL compatible positive going sync.
- I<sup>2</sup>C controlled: H-position, Pin Cushion, Keystone, Parallelogram, Side Pin Balance, H-amplitude.
- DC East/West feedback.
- DC controls: H-width breathing compensation.
- X-Ray protection

#### Vertical deflection

- Vertical ramp generator.
- Wide range AGC loop.
- TTL compatible positive going sync, no extra pulses.
- I<sup>2</sup>C controls: vertical position and S-correction.
- DC controls: height breathing compensation.

#### Video preamplifier

- 3-channel 70MHz bandwidth RGB preamplifier.
- 5ns typical rise and fall time at 4V<sub>PP</sub>.
- I<sup>2</sup>C controls: RGB contrast, cut-off, brightness, contrast up-date during vertical retrace time.
- ABL will reduce gain (contrast).
- 0.514V typical video input signal for normal display.

#### I<sup>2</sup>C Main features


- I<sup>2</sup>C interface (slave) 100kHz max.
- All I<sup>2</sup>C controlled DAC are 7bit, except for RGB gain and cut-off.
- Power- on- reset at 5 V (V<sub>DD</sub>).
- 0.5 to 4 V static DAC output.

#### Supply voltage & power

- 5 V/10.5 V dual supply.
- Max power consumption: 1.2W

### DESCRIPTION


The STV2000 is an I<sup>2</sup>C-controlled monolithic integrated circuit assembled in a TQFP44 plastic package. It combines both a deflection block (horizontal and vertical, single frequency with very powerful geometry correction) and a 70MHz RGB pre-amplifier.



TQFP44

ORDER CODE :

### PIN CONNECTIONS



Version 3.0

---

## TABLE OF CONTENTS


---

PIN DESCRIPTION .....	3
BLOCK DIAGRAM .....	4
ABSOLUTE MAXIMUM RATINGS .....	5
THERMAL DATA .....	5
SYNC INPUT .....	5
I2C READ/WRITE .....	6
HORIZONTAL SECTION .....	6
VERTICAL SECTION) .....	8
VIDEO PRE-AMP SECTION .....	11
LOGIC SECTION .....	12
I2C BUS ADDRESS TABLE .....	13
TYPICAL OUTPUT WAVEFORMS .....	15
OPERATING DESCRIPTION .....	19
SCANNING PART .....	19
PRE-AMPLIFIER PART .....	27
STAND-BY MODE AND PROTECTIONS .....	31
INTERNAL SCHEMATICS .....	32
PACKAGE MECHANICAL DATA .....	40

## PIN DESCRIPTION

Pin	Name	Function
1	Vin	Vertical Sync Input
2	Vref	Vertical Section Reference Voltage
3	VAGCCAP	Vertical AGC Loop Capacitor
4	VGND	Vertical Section Ground
5	VCAP	Vertical Sawtooth Generator Capacitor
6	Vout	Vertical Output
7	VBRTHin	Vertical Breathing DC Input
8	VRB	Vertical Ramp Filter
9	VAVcc	Video Section Analog Supply (10.5V typ)
10	OUT1	Video Output 1
11	Cut-off1	Cut-off1 DAC voltage output pin
12	AGND	Video Analog Ground
13	OUT2	Video Output 2
14	Cutoff2	Cut-off2 DAC voltage output pin
15	PGND	Video Section Power Ground
16	OUT3	Video Output 3
17	Cutoff3	Cut-off3 DAC voltage output pin
18	PVcc	Video Section Power Supply (10.5V typ)
19	IN1	Video Input 1
20	ABLIn	Video Automatic Beam Current Compensation Input
21	IN2	Video Input 2
22	DAC	7bits DAC Voltage Output
23	IN3	Video Input 3
24	VBDC	Vertical Blanking Output with DC level adjusted by DAC
25	N.C.	Not to be connected
26	HBRTHin	Horizontal Breathing Compensation DC Input
27	EWFBin	EW Correction Feedback Input
28	EWout	EW Buffer Output
29	V <sub>DD</sub>	Bus, Scanning Logic and Video Logic Supply (5V typ)
30	SDA	I <sup>2</sup> C Data Input
31	SCL	I <sup>2</sup> C Clock Input
32	SAVcc	Scanning Section Analog Supply (10.5Vtyp)
33	LGND	Bus and Scanning Power Ground
34	Hout	Horizontal Driver Output, open collector
35	Href	Horizontal Section Reference Voltage
36	Hfly	Horizontal Flyback Input, Positive
37	HGND	Horizontal Section Ground
38	PLL2C	PLL2 Loop Filter
39	Filter	Horizontal Filter Capacitor (HPOS)
40	PLL1F	PLL1 Loop Filter
41	Co	Horizontal Oscillator Capacitor
42	Ro	Horizontal Oscillator Resistor
43	FC1	PLL1 filter capacitor
44	Hin	Horizontal Sync Input

BLOCK DIAGRAM



**ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
SAVcc	Scanning Section Analog Supply Voltage	13.5	V
VAVcc	Video Section Analog Supply Voltage	13.5	V
PVcc	Supply Voltage for Video Pre-Amp Section	13.5	V
Vdd	Logic Section Supply Voltage	5.5	V
V <sub>ESD</sub>	ESD susceptibility HBM model 100pF & 1.5kΩ EIAJ Norm 200pF & 0Ω	2	kV
		300	V
Tstg	Storage Temperature	-40 to 150	°C
Tj	Junction Temperature	150	°C
Toper	Operating Temperature (Device ambient)	0 to 70	°C

**THERMAL DATA**

Symbol	Parameter	Value	Unit
R <sub>TH(i-a)</sub>	Junction to Ambient Thermal Resistance (MAX)	46	°C/W

**SYNC INPUT**

**Operating Conditions** ( $V_{DD} = 5V$ ,  $T_{amb} = 25^{\circ}C$ )

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
HSVR	Voltage on Hin	Pin 44	0		5	V
MinD	Min Hin pulse duration	Pin 44	0.7			us
Mduty	Max Hin Duty Cycle	Pin 44			25	%
VSVR	Voltage on Vin	Pin 1	0		5	V
VSW	Min Vin pulse duration	Pin 1	5			us
VSD	Max Vin Duty Cycle	Pin 1			15	%

**Electrical Characteristics** ( $V_{DD} = 5V$ ,  $T_{amb} = 25^{\circ}C$ )

V <sub>INTH</sub>	Horizontal & Vertical Input Logic Level	Low Level	2.2		0.8	V
		High Level				V
RIN	Horizontal & Vertical Pull-Up Resistor			200		kΩ

## I<sup>2</sup>C READ/WRITE

**Electrical Characteristics** ( $V_{DD} = 5V, T_{amb} = 25^{\circ}C$ )

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
F <sub>SCL</sub>	Maximum Clock Frequency				100	kHz
T <sub>LOW</sub>	Low Period of the SCL Clock		1.3			us
T <sub>HIGH</sub>	High Period of SCL Clock		0.6			us
V <sub>INL</sub>	SDA & SCL Input Low Level Voltage				1.5	V
V <sub>INH</sub>	SDA & SCL Input High Level Voltage		3			V
V <sub>ACK</sub>	Acknowledge Output Voltage on SDA input with 3mA				0.4	V

## HORIZONTAL SECTION

**Operating Conditions**

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
--------	-----------	-----------------	-----	-----	-----	------

VCO

Ro(min)	Minimum Oscillator Resistor		6			kΩ
Co(min)	Minimum Oscillator Capacitor		390			pF
Fmax	Maximum Oscillator Frequency				150	kHz

OUTPUT SECTION

I <sub>HFB</sub>	Horizontal FlyBack Input Maximum Current				5	mA
I <sub>HOUT</sub>	Horizontal Drive Output Maximum Sink Current				15	mA

**Electrical Characteristics** ( $V_{DD} = 5V, T_{amb} = 25^{\circ}C$ )

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
--------	-----------	-----------------	-----	-----	-----	------

SUPPLY AND REFERENCE VOLTAGES

V <sub>CC</sub>	Supply Voltage		9.5	10.5	11.5	V
V <sub>DD</sub>	Supply Voltage		4.5	5	5.5	V
I <sub>CC</sub>	Supply Current			30		mA
I <sub>DD</sub>	Supply Current			5		mA
V <sub>HREF</sub>	Horizontal Reference Voltage	I=-2mA	7.4	8	8.6	V
V <sub>VREF</sub>	Vertical Reference Voltage	I=-2mA	7.4	8	8.6	V
I <sub>HREF</sub>	Horizontal Reference Maximum Source Current				5	mA
I <sub>VREF</sub>	Vertical Reference Maximum Source Current				5	mA

## Operating Conditions

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
1st PLL SECTION						
$V_{clamp}$	VCO clamp Voltage range	$V_{HREF}=8V$	3.0		3.8	V
$V_{VCO}$	VCO clamp Voltage, at POR	$V_{HREF}=8V$		3.8		V
$A_{VCO}$	VCO Gain	$R_o=6490\Omega$ , $C_o=820pF$ , $dF/dV=1/11R_oC_o$		17.1		kHz/V
$H_{PHASE}$	Horizontal Phase Adjustment Range	% of Horizontal Period		+/-10		%
$V_{PMIN}$ $V_{PTYP}$ $V_{PMAX}$	Horizontal Phase Minimum Typical Maximum	SubAdd 07 X1111111 X1000000 X0000000		2.8 3.4 4.0		V V V
$I_{PLL1-UL}$ $I_{PLL1-L}$	PLL1 Charge Pump Current	Unlocked Locked		+/-140 +/-1		$\mu A$ mA
$f_o$	Free Running Frequency, no input at POR, lower clamp voltage at max.	$R_o=6490\Omega$ , $C_o=820pF$		65		kHz
$dfo/dT$	Free Running Frequency Thermal Drift				-150	ppm/ $^{\circ}C$
2nd PLL SECTION & HORIZONTAL OUTPUT SECTION						
$V_{THFB}$	Flyback Input Threshold Voltage		0.65	0.75		V
$Jitter_H$	Horizontal Jitter	At 60KHz		70		ppm
$H_{DC}$	Horizontal Drive Output Duty Cycle (Ratio of Power Transistor OFF time to Period)			48		%
$V_{phi2}$	Internal Clamp Level on PLL2 Filter	Low Level High Level		1.6 4.0		V V
$V_{SCinh}$	Threshold Voltage to Stop H-Out, V-Out, Reset ABL when $V_{cc}<V_{SCinh}$			6.9		V
$V_{sat_{HD}}$	Horizontal Drive Output Saturation Voltage	$I_{out}=15mA$			0.4	V

**VERTICAL SECTION**

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
--------	-----------	-----------------	-----	-----	-----	------

**Electrical Characteristics** ( $V_{DD} = 5V, T_{amb} = 25^{\circ}C$ )

VERTICAL RAMP SECTION

$V_{RBOT}$	Voltage at Ramp Bottom Point	$V_{VREF}=8V$		2		V
$V_{RTOP}$	Voltage at Ramp Top Point with Sync	$V_{VREF}=8V$		5		V
$V_{RTOPE}$	Voltage at Ramp Top Point without Sync	$V_{VREF}=8V$		$V_{RTOP} - 0.1$		V
$T_{VDIS}$	Vertical Sawtooth Discharge Time	$C_{OSC}=150nF$		70		$\mu s$
$F_{FRV}$	Vertical Free Running Frequency (S correction inhibited)	$C_{OSC}=150nF$		100		Hz
ASFR	Auto-Sync Frequency Range	$C_{OSC}=150nF$	50		165	Hz
RAFD	Ramp Amplitude Drift Versus Frequency at Maximum Vertical Amplitude	$C_{OSC}=150nF$ 50Hz - 165Hz		200		ppm/Hz
$R_{LIN}$	Ramp Linearity at Vcap pin with S Correction inhibited	$2.5V < V_{OSC} < 4.5V$		0.5		%
$V_{POS}$	Vertical Position Adjustment Voltage with $V_{OUT}$ mean value	Sub-Add=09 X0000000 X1000000 X1111111	3.65	3.2 3.5 3.8	3.3	V V V
VOR	Vertical Output Peak to Peak Voltage	Sub-Add=08 10000000 11000000 11111111	3.5	2.25 3 3.75	2.5	V V V
$I_{VOUT}$	Vertical Output Maximum Current			+/-5		mA
$V_{VRB}$	Vertical Ramp Filter Voltage			2		V
dVS	Max Vertical S-Correction Amplitude S-Correction inhibited, DV/Vpp at TV/4 S-correction Maximum, DV/Vpp at 3TV/4	Sub-Add 0A 0XXXXXXX 11111111		-4 +4		% %

EAST/WEST FUNCTION (output is internal, can be checked at EWFB pin indirectly)

$EW_{DC}$	DC Output Voltage with Typical $V_{POS}$ and Keystone inhibited With external driver connected as unity gain buffer			2.0		V
$TDEW_{DC}$	DC Output Voltage Thermal Drift (Non-test Parameter)			100		ppm/ $^{\circ}C$
$EW_{PARA}$	Parabola Amplitude with Max VAMP, Typ $V_{POS}$ , Keystone inhibited	Sub-add 0C 11111111 11000000 10000000		1.0 0.5 0		V V V



Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
EW <sub>track</sub>	Parabola Amplitude Function of VAMP Control (tracking between VAMP & EW) with Typ VPOS, Keystone, Typ EW Amplitude.	Sub-address 08				V
		10000000				V
		11000000				V
KeyAdj	Keystone Adjustment Capability with Typ VPOS, EW inhibited and Max Vertical Amplitude	Sub-address 0B				V <sub>pp</sub>
		10000000		0.2		V <sub>pp</sub>
KeyTrack	Intrinsic Keystone Function of VPOS Control (tracking between VPOS and EW) with Max EW Amplitude and Max Vertical Amplitude	Sub-add 09				
		X0000000		0.52		
		X1111111		0.52		

## INTERNAL DYNAMIC HORIZONTAL PHASE CONTROL

SBPpara	Side Pin Balance Parabola Amplitude with Max VAMP, Typ VPOS and Parallelogram inhibited	Sub-add 0E				%T <sub>H</sub>
		11111111		+1.4		%T <sub>H</sub>
SPBtrack	Side Pin Balance Parabola Amplitude function of VAMP Control (tracking between VAMP & SPB) with Max SPB, Typ VPOS and Parallelogram inhibited	Sub-add 08				%T <sub>H</sub>
		10000000		0.5		%T <sub>H</sub>
		11000000		0.9		%T <sub>H</sub>
ParAdj	Parallelogram Adjustment Capability with Max VAMP, Typ VPOS and Max SPB	Sub-add 0F				%T <sub>H</sub>
		11111111		+1.4		%T <sub>H</sub>
Partrack	Intrinsic Parallelogram Function of VPOS Control (tracking between VPOS and DHPC) with Max VAMP, Max SPB and Parallelogram inhibited	Sub-add 09				
		X0000000		0.52		
		X1111111		0.52		

## VERTICAL BREATHING COMPENSATION

VBRng	Input DC Breathing Control Range		1		10.5	V
VBRadj	Vertical Output Variation versus DC Breathing Control	Vbrin>V <sub>VREF</sub>		0		%
		Vbrin=4V		-10		%

## HORIZONTAL SIZE CONTROL

Hsize	Hsize output DC voltage sitting on top of EWDC=2.0V	sub-add 0D				V
		X0000000		0		V
		X1111111		2.4		V

## EW OUTPUT BUFFER

lewout	EWout pin max source current		3.0			mA
EWFB	EWoutput referred DC voltage			2.0		V

## STV2000

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
HORIZONTAL BREATHING COMPENSATION						
HBRdc	Breathing input DC Control Range		1		10.5	V
HSC	Horizontal size compensation, EW DC voltage variation under full range of HBRdc			0.4		V

## VIDEO PRE-AMP SECTION

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
DC Electrical Characteristics (VAV <sub>CC</sub> = PV <sub>CC</sub> = 10.5V, Tamb = 25°C)						
VAV <sub>CC</sub>	Video Section Analog Supply Voltage		9.5	10.5	11.5	V
PV <sub>CC</sub>	Power Section Supply Voltage		9.5	10.5	11.5	V
IS	Supply Current of VAV <sub>CC</sub> & PV <sub>CC</sub>			60		mA
V <sub>IN</sub>	Video Input Voltage Amplitude			0.7	1	V <sub>pp</sub>
V <sub>OUT</sub>	Typical Output Voltage Range		0.5		7	V
V <sub>DC</sub>	Output DC level (Black level)			1.5		V

### AC Electrical Characteristics (VAV<sub>CC</sub> = PV<sub>CC</sub> = 10.5V, CL = 12pF, RL = 1KΩ, Tamb = 25°C)

Symbol	Parameter	Condition	Min	Typ	Max	Unit
AV	Maximum Gain	Max Contrast and Drive I <sup>2</sup> C Gainwin = 1		18		dB
CAR	Contrast Attenuation Range	V <sub>IN</sub> = 0.7V <sub>pp</sub> Contrast and Drive at POR		30		dB
DAR	Drive Attenuation Range			30		dB
GM	Gain Match	V <sub>IN</sub> = 0.7V <sub>pp</sub> , V <sub>OUT</sub> = 4V <sub>pp</sub> , Contrast and Drive = 0.87Max		+0.1		dB
BW	Large Signal Bandwidth	V <sub>IN</sub> = 0.7V <sub>pp</sub> , V <sub>OUT</sub> = 4V <sub>pp</sub> , Contrast and Drive = 0.87Max At -3dB		70		MHz
DIS	Video Output Distortion	f = 1MHz, V <sub>IN</sub> = 1V <sub>pp</sub> , V <sub>OUT</sub> = 1V <sub>pp</sub>		0.3		%
t <sub>R</sub> , t <sub>F</sub>	Video Output Rise and Fall Time	V <sub>IN</sub> = 0.7V <sub>pp</sub> , V <sub>OUT</sub> = 4V <sub>pp</sub> , Contrast and Drive = 0.87Max			5	ns
dVo	Overshoot of output with respect to actual output amplitude	C <sub>LOAD</sub> = 5pF		5	7	%
BRT	Brightness max DC level Brightness min DC level			2.5 0		V V
R <sub>L</sub>	Equivalent Load on Video Output	T <sub>J</sub> < T <sub>JMAX</sub>		1		kΩ
Tsample	Hold time		100			ms

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
Thold	Sample time		1			μs
CT	Crosstalk Between Video Channels	$V_{IN} = 0.7V_{pp}$ , $V_{OUT} = 2.5V_{pp}$ , Contrast and Drive=0.7Max $f=1MHz$	44			dB

## CUTOFF

$V_{CUTOFF}$	CUTOFF DAC output voltage	00000000 10000000 11111111		0.5 2.5 4.5		V V V
$I_{CUTOFF}$	Output sink current Output source current		2		100	μA mA

## ABL COMPENSATION

$R_{ABL}$	ABL Input resistor			10		kΩ
$G_{ABL}$	ABL minimum Attenuation ABL maximum Attenuation	$V_{ABL}=5.3V$ $V_{ABL}=2.8V$		0 12		dB dB
$TH_{ABL}$	ABL latch function activation threshold (High beam current detection)		0		1	V

## DAC

$VDAC$	$I_{LOAD}=100\mu A$	sub-add 12 00000000 01000000 01111111		0.5 2.25 4.0		V V V
IDAC	Source current		1.5	2		mA

## LOGIC SECTION

DC Electrical Characteristics ( $V_{AVCC} = PV_{CC} = 10.5V$ ,  $T_{amb} = 25^{\circ}C$ )

Symbol	Parameter	Condition	Min	Typ	Max	Unit
--------	-----------	-----------	-----	-----	-----	------

## V BLANKING OUTPUT SECTION

$VBDC$	Blanking output high voltage		7			V
	Blanking output low voltage I2C adjustable	sub-add10 1X000000 1X111111		1 4.5		V V
$I_{BLK}$	Output sink current				0.3	mA
$T_{BLK}$	Vertical blanking time (gated with Hflyback)			22		H cycle

## SUPPLY VOLTAGE THRESHOLD

$V_{THPD1}$	Supply first threshold voltage			8.5		V
$V_{THPD2}$	Supply second threshold voltage			6.9		V

## I<sup>2</sup>C BUS ADDRESS TABLE

[0] denotes POR value, X denotes unused data bit and must be set to 0.

	D8	D7	D6	D5	D4	D3	D2	D1
<b>WRITE MODE (SLAVE ADDRESS= 8C)</b>								
00	Video: 1, on [0], off	Contrast						
		[1]	[0]	[1]	[1]	[0]	[1]	[0]
01	[1]	Drive 1						
		[0]	[1]	[1]	[0]	[1]	[0]	[0]
02	[1]	Drive 2						
		[0]	[1]	[1]	[0]	[1]	[0]	[0]
03	[1]	Drive 3						
		[0]	[1]	[1]	[0]	[1]	[0]	[0]
04	[0]	Cut off 1						
		[0]	[0]	[0]	[0]	[1]	[0]	[0]
05	[0]	Cut off 2						
		[0]	[0]	[0]	[0]	[1]	[0]	[0]
06	[0]	Cut off 3						
		[0]	[0]	[0]	[0]	[1]	[0]	[0]
07	Hout 0, off [1], on	Horizontal Phase Adjustment						
		[1]	[0]	[0]	[0]	[0]	[0]	[0]
08	Vramp 0, off [1], on	Vertical Ramp Amplitude Adjustment						
		[1]	[0]	[0]	[0]	[0]	[0]	[0]
09	Xray 1, reset [0]	Vertical Position Adjustment						
		[1]	[0]	[0]	[0]	[0]	[0]	[0]
0A	S Select 1, on [0], off	S Correction						
		[1]	[0]	[0]	[0]	[0]	[0]	[0]
0B	EW Key 0, off [1], on	Keystone						
		[1]	[0]	[0]	[0]	[0]	[0]	[0]
0C	EW Select 0, off [1], on	EW Amplitude						
		[1]	[0]	[0]	[0]	[0]	[0]	[0]
0D	x	Horizontal Amplitude						
		[1]	[0]	[0]	[0]	[0]	[0]	[0]
0E	SPB Sel 0, off [1], on	Side Pin Balance						
		[1]	[0]	[0]	[0]	[0]	[0]	[0]
0F	Parallelog 0, off [1], on	Parallelogram						
		[1]	[0]	[0]	[0]	[0]	[0]	[0]
10	VBDC 1, on [0], off	Gainwin [0], 1X 1, 1.5X	Vertical Blanking DC level					
			[1]	[1]	[1]	[1]	[1]	[1]
11	POR [0], off 1, reset	Powsav 1, on [0], off	Brightness					
			[1]	[0]	[1]	[1]	[0]	[1]
12		DAC						
		[1]	[0]	[0]	[0]	[0]	[0]	[0]
13	x	x	x	x	PLL1 filter voltage clamp (FVC)			
					[0]	[0]	[0]	[0]

D8	D7	D6	D5	D4	D3	D2	D1
READ MODE (SLAVE ADDRESS = 8D)							
Hlock 0, lock [1], unlock		Xray 1, on [0], off					

Figure 1. EW Output Referred Voltage




Figure 2. Dynamic Horizontal Phase Control Output











Figure 3. Keystone Effect on EW Output (PCC Inhibited)



TYPICAL OUTPUT WAVEFORMS

Function	Sub Address	Pin	Byte	Specification	Effect on Screen
Vertical Size			10000000  11111111		
Vertical Position			x0000000 x1000000 x1111111	$V_{OUTDC} = 3.2\text{ V}$ $V_{OUTDC} = 3.5\text{ V}$ $V_{OUTDC} = 3.8\text{ V}$	
Vertical S Linearity			00000000 Inhibited  11111111		
Keystone			EW Inhibited 10000000  11111111		
EW Pin Cushion			EW Inhibited 10000000  11111111		

Function	Sub Address	Pin	Byte	Specification	Effect on Screen
H Amplitude			10000000  11111111		
H Phase			00000000  01111111	$5 \text{ V}$  $5 \text{ V}$	
Side Pin Balance Control			Parallelogram Inhibited 10000000  11111111	$3.7 \text{ V}$  $3.7 \text{ V}$	
Parallelogram Control			SPB Inhibited 10000000  11111111	$3.7 \text{ V}$  $3.7 \text{ V}$	

**Contrast Register** (Video IN = 0.5V<sub>PP</sub>, Drive at maximum, I<sup>2</sup>C Gainwin=1)

Hex	b7	b6	b5	b4	b3	b2	b1	b0	Vpp	G(dB)	POR
	0	0	0	0	0	0	0	0	0	-	
	0	0	0	0	0	0	0	1	0.015	-30	
	0	0	0	0	0	0	1	0	0.031	-24	
	0	0	0	0	0	1	0	0	0.062	-18	
	0	0	0	0	1	0	0	0	0.125	-12	
	0	0	0	1	0	0	0	0	0.25	-6	
	0	0	1	0	0	0	0	0	0.5	0	
	0	1	0	0	0	0	0	0	2	12	
	0	1	0	1	1	0	1	0	2.812	15	X
	0	1	1	1	1	1	1	1	4	18	

**Brightness Register** (Drive at maximum)

Hex	b5	b4	b3	b2	b1	b0	Vpp	POR
	0	0	0	0	0	0	0	
	0	0	0	0	0	1	0.010	
	0	0	0	0	1	0	0.020	
	0	0	0	1	0	0	0.040	
	0	0	1	0	0	0	0.08	
	0	1	0	0	0	0	0.16	
	1	0	0	0	0	0	0.32	
	0	0	0	0	0	0	0.64	
	0	0	0	0	0	0	1.28	
	1	0	1	1	0	1	1.8	X
	1	1	1	1	1	1	2.56	

**Drive1, Drive2, Drive3 Registers** (Video IN = 0.5V<sub>PP</sub>, Contrast at maximum, I<sup>2</sup>C Gainwin=1)

Hex	b7	b6	b5	b4	b3	b2	b1	b0	Vpp	G(dB)	POR
00	0	0	0	0	0	0	0	0	0	-	
01	0	0	0	0	0	0	0	1	0.015	-30	
02	0	0	0	0	0	0	1	0	0.031	-24	
04	0	0	0	0	0	1	0	0	0.062	-18	
08	0	0	0	0	1	0	0	0	0.125	-12	
10	0	0	0	1	0	0	0	0	0.25	-6	
20	0	0	1	0	0	0	0	0	0.5	0	
40	0	1	0	0	0	0	0	0	1	6	
80	1	0	0	0	0	0	0	0	2	12	
B4	1	0	1	1	0	1	0	0	2.812	15	X
FF	1	1	1	1	1	1	1	1	4	18	



## Cutoff1, Cutoff2, Cutoff3 Output values

Hex	b7	b6	b5	b4	b3	b2	b1	b0	FB pin	POR
00	0	0	0	0	0	0	0	0	0.5	
01	0	0	0	0	0	0	0	1		
02	0	0	0	0	0	0	1	0		
04	0	0	0	0	0	1	0	0		
08	0	0	0	0	1	0	0	0	0.625	X
10	0	0	0	1	0	0	0	0		
20	0	0	1	0	0	0	0	0		
40	0	1	0	0	0	0	0	0		
80	1	0	0	0	0	0	0	0		
B4	1	0	1	1	0	1	0	0		
FF	1	1	1	1	1	1	1	1	4.5	

## DAC Output DC voltage

Hex	b6	b5	b4	b3	b2	b1	b0	Output dc	POR
	0	0	0	0	0	0	0	0.5	
	0	0	0	0	0	0	1		
	0	0	0	0	0	1	0		
	0	0	0	0	1	0	0		
	0	0	0	1	0	0	0		
	0	0	1	0	0	0	0		
	0	1	0	0	0	0	0		
	1	0	0	0	0	0	0		
	1	0	0	0	0	0	0	2.25	X
	0	1	1	0	1	0	0		
	1	1	1	1	1	1	1	4.0	

## Vertical Blanking Output DC voltage

Hex	b5	b4	b3	b2	b1	b0	Output dc	POR
	0	0	0	0	0	0	1.0	
	0	0	0	0	0	1		
	0	0	0	0	1	0		
	0	0	0	1	0	0		
	0	0	1	0	0	0		
	0	1	0	0	0	0		
	1	0	0	0	0	0		
	0	0	0	0	0	0		
	0	0	0	0	0	0		
	1	1	0	1	0	0		
	1	1	1	1	1	1	4.5	X

## OPERATING DESCRIPTION

### A SCANNING PART

#### 1. GENERAL CONSIDERATIONS

##### 1.1 Power Supply

Typical power supply voltages are 10.5 V for the Deflection and Preamplifier sections ( $SAV_{CC}$ ,  $VAV_{CC}$  and  $PV_{CC}$ ) and 5.0 V for the logic section ( $V_{DD}$ ). Optimum operation is obtained between 9.5 and 11.5 for  $V_{CC}$ , and between 4.5 and 5.5 V for  $V_{DD}$ .

$V_{CC}$  is monitored during the transient phase when switched either on or off, to avoid erratic operation of the circuit. If  $V_{CC}$  is inferior to 6.9 V typ., the circuit outputs are inhibited. Similarly, before  $V_{DD}$  reaches 4 V, all the I<sup>2</sup>C registers are reset to their default value (see I<sup>2</sup>C Control Table).

The circuit is internally supplied by several voltage references (typ. value: 8 V) to ensure a good power supply rejection. Two of these voltage references are externally accessible respectively for the vertical and horizontal parts. They can be used to bias external circuitry if  $I_{LOAD}$  is inferior to 5 mA. To minimize the noise and consequently the "jitter" on vertical and horizontal output signals, the reference voltages must be filtered by external capacitors connected to the ground.

##### 1.2 I<sup>2</sup>C Control

STV2000 belongs to the I<sup>2</sup>C-controlled device family. Each adjustment can be made via the I<sup>2</sup>C Interface, instead of being controlled by DC voltages on dedicated control pins. The I<sup>2</sup>C bus is a serial bus with a clock and a data input. General function and bus protocol are specified in the Philips-bus data sheets. The interface (Data and Clock) is TTL-compatible. Spikes up to 50 ns are filtered by an integrator and the maximum clock speed is limited to 100 kHz.

The data line (SDA) can be used bidirectionally. In read mode, the IC sends reply information (1 byte) to the micro-processor.

The bus protocol prescribes a full-byte transmission in all cases. The first byte after the start condition is used to transmit the IC address (hexa 8C for write, 8D for read).

All bytes are sent MSB bit first and the write data transfer is closed by a stop.

##### 1.3 Write Mode

In write mode, the second byte contains the sub-address of the selected function to adjust (or controls to effect) and the third byte the corresponding data byte. More than one data byte can be sent to the IC. If after the third byte no stop or start condition is detected, the circuit automatically increments the momentary subaddress in the subaddress counter (auto-increment mode) by one. Thus it is possible to immediately transmit the following data bytes without sending the IC address or subaddress. This can be useful for reinitializing all the controls very quickly (flash manner). This procedure is ended with a stop condition.

There are 19 adjustment capabilities for the circuit: 3 for the horizontal part, 3 for the vertical, 3 for the E/W correction, 2 for the dynamic horizontal phase control, 7 for the preamplifier and 1 for the blanking DC. 14 bits are also dedicated to several controls (ON/OFF).

##### 1.4 Read Mode

In the read mode the second byte transmits the reply information. The reply byte contains the horizontal and vertical lock/unlock status, the XRAY activation status. A stop condition always stops all the activities of the bus decoder and switches both the data and clock line (SDA and SCL) to high impedance. See I<sup>2</sup>C subaddress and control tables.

##### 1.5 Sync Processor

The internal sync processor allows the device to receive separate horizontal & vertical TTL-compatible sync signals.

##### 1.6 IC Status

The IC informs the MCU about both the 1st horizontal PLL (locked or not) and the XRAY protection (activated or not). The XRAY internal latch is reset either directly via the I<sup>2</sup>C interface or by decreasing the  $V_{CC}$  supply.

##### 1.7 Sync Inputs

Both HIN and VIN inputs are TTL compatible triggers with hysteresis to avoid erratic detection. Both inputs include a pull-up resistor connected to  $V_{DD}$ . Synchro pulses must be positive.

**OPERATING DESCRIPTION (continued)**

**1.8 Sync Processor Output**

The sync processor indicates whether 1st PLL is locked to an incoming horizontal sync or not. This is indicated on the D8 bit of the status register . PLL1 level is low when locked.

**2. HORIZONTAL PART**

**2.1 Internal Input Conditions**


A digital signal (horizontal sync pulse) is sent by the sync processor to the horizontal input. It must be positive (see Figure 4).

Synchronization occurs on the leading edge of the internal sync signal.

The minimum value of Z is 0.7  $\mu$ s.

Vertical synchro extraction is not allowed.

**Figure 4.**




**2.2 PLL1**


The PLL1 consists of a phase comparator, an external filter and a voltage-controlled oscillator (VCO). The phase comparator is a "phase frequency" type designed in CMOS technology. This kind of phase detector avoids locking on wrong

frequencies. It is followed by a "charge pump", composed of two current sources: sunk and sourced (typically  $I = 1$  mA when locked and  $I = 140$   $\mu$ A when unlocked). This difference between lock/unlock allows smooth catching of the horizontal frequency by PLL1. This effect is reinforced by an internal original slow down system when PLL1 is locked, preventing the horizontal frequency from changing too quickly. The dynamic behaviour of PLL1 is fixed by an external filter which integrates the current of the charge pump. A "CRC" filter is generally used (see Figure 5).

**Figure 5.**




**Figure 6. Block Diagram**



**OPERATING DESCRIPTION (continued)**

**Figure 7. Details of VCO**



The VCO uses an external RC network. It delivers a linear sawtooth resulting from the capacitor charge and discharge. The current is proportional to the one in the resistor. Typical thresholds for the sawtooth are 1.6 V and 6.4 V.

The VCO control voltage varies between 3.0 V and 3.8 V (see Figure 7). This VCO frequency range is very small. The small effective frequency is due to clamp intervention on the lowest filter value. The PLL1F filter voltage is set by a 4-bit DAC with a voltage range of 3.0 to 3.8 V.

The sync frequency must always be higher than the free running frequency. For example, when using a 60 kHz synchro range, the suggested free running frequency is 56 kHz.

PLL1 ensures the coincidence between the leading edge of the sync signal and a phase reference resulting from the comparison of:


- the VCO sawtooth
- an internal DC voltage I2C adjustable within the range of 2.9V to 4.2V (corresponding to  $\pm 10\%$ ) (see Figure 8).

A Lock/Unlock identification block, also included, detects in real time whether PLL1 is locked on the incoming horizontal sync signal or not.

The lock/unlock information is available through the I<sup>2</sup>C read.

The FC1 Pin (Pin 43) is used for decoupling the internal 6.4 V reference by a capacitor.

**Figure 8. PLL1 Timing Diagram**




Phase REF1 is obtained by comparison between the sawtooth and a DC voltage adjustable between 2.9 V and 4.2 V. The PLL1 ensures the exact coincidence between the signal phase REF and HSYNC. A  $\pm 10\%$   $T_H$  phase adjustment is possible around the 3.5V point.

## OPERATING DESCRIPTION (continued)

### 2.3 PLL2

PLL2 ensures a constant position of the shaped flyback signal in comparison with the sawtooth of the VCO, taking into account the saturation time  $T_s$  (see Figure 9).

**Figure 9. PLL2 Timing Diagram**




The phase comparator of PLL2 (phase type comparator) is followed by a charge pump (typical output current: 0.5 mA).

The flyback input consists of an NPN transistor.

This input must be current driven. The maximum recommended input current is 5 mA (see Figure 10).

**Figure 10. Flyback Input Electrical Diagram**



The duty cycle is fixed at 48%. For a safe start-up operation, the initial duty cycle (after power-on reset) is 85% in order to avoid having too long a con-

duction period of the horizontal scanning transistor.

The maximum storage time ( $T_s$  Max.) is :

$$0.44T_H - T_{FLY}/2$$

Typically,  $T_{FLY}/T_H$  corresponds to around 20 % which means that  $T_s$  max represents approximately 34 % of  $T_H$ .


### 2.4 Output Section

The H-drive signal is sent to the output through a shaping stage which also controls the fixed H-drive duty cycle (see Figure 9). In order to secure the scanning power part operation, the output is inhibited in the following cases :

- when  $V_{CC}$  is too low,
- when the ABL protection is activated,
- during the Horizontal flyback,
- when the HDrive I<sup>2</sup>C bit control is off.

The output stage consists of a NPN bipolar transistor. Only the collector is accessible (see Figure 11).

**Figure 11.**



This output stage is intended for "reverse" base control, where setting the output NPN in off-state will control the power scanning transistor in off-state.

The maximum output current is 15 mA, and the corresponding voltage drop of the output  $V_{CEsat}$  is 0.4 V Max.

Obviously, the power scanning transistor cannot be directly driven by the integrated circuit. An interface either bipolar or MOS type has to be added between the circuit and the power transistor.

**OPERATING DESCRIPTION (continued)**


**2.5 X-RAY Protection**

X-Ray protection is activated when the ABL input (1 V on Pin 20) is at a low level. It inhibits both H-Drive, and Vout while Video goes into off-mode.

This activation is internally delayed by 2 lines to avoid erratic detection (short parasitics).

This protection is latched; it may be reset either by switching V<sub>CC</sub> off or by I<sup>2</sup>C (see Figure 12).

**Figure 12. Safety Functions Block Diagram**



**3. VERTICAL PART**

**3.1 Function**

When the synchronization pulse is not present, an internal current source sets the free running frequency. For an external capacitor, C<sub>OSC</sub> = 150nF, the typical free running frequency is 100Hz.

The typical free running frequency can be calculated according to:

$$f_0(\text{Hz}) = 1.5 \cdot 10^{-5} \cdot \frac{1}{C_{\text{OSC}}}$$

A positive TTL level pulse applied on Pin 1 (Vin) is used to synchronize the ramp in the range [f<sub>min</sub>, f<sub>max</sub>] (see Figure 13). This frequency range depends on the external capacitor connected on Pin 5. A 150nF (± 5%) capacitor is recommended for 50 Hz to 165 Hz applications.

The typical maximum and minimum frequency, at 25°C and without any correction (S correction),

can be calculated as follows:

$$f(\text{Max.}) = 3.5 \times f_0 \text{ and } f(\text{Min.}) = 0.33 \times f_0$$

When an S correction is applied, these values are slightly modified.

With a synchronization pulse, the internal oscillator is synchronized immediately but its amplitude changes. An internal correction then adjusts it in less than half a second. The ramp top value (Pin 5) is sampled on the AGC capacitor (Pin 3) at each clock pulse. A transconductance amplifier modifies the charge current of the capacitor so as to make the amplitude constant again. We recommend using an AGC capacitor with a low leakage current. A value lower than 100nA is mandatory.

A good level of stability for the internal closed loop is obtained by a 470nF ± 5% capacitor value on Pin 3 (VAGC).

VRB (Pin 8) is used for decoupling the internal 2V reference voltage by a capacitor.

## OPERATING DESCRIPTION (continued)

### 3.2 I<sup>2</sup>C Control Adjustments

S correction shapes can then be added to this ramp. This frequency-independent S correction is generated internally. Its amplitudes is adjustable via the I<sup>2</sup>C. S correction can be inhibited by applying the selected bits.

Finally, the amplitude of the S corrected ramp is adjustable via the vertical ramp amplitude control register. The adjusted ramp is available on Pin 6 (V<sub>OUT</sub>) to drive an external power stage.


The gain of this stage can be adjusted ( $\pm 25\%$ ) depending on its register value.

The mean value of this ramp is driven by its own I<sup>2</sup>C register (vertical position) with :

$$V_{POS} = 7/16 \times V_{REF-V} = \pm 300 \text{ mV.}$$

Usually V<sub>OUT</sub> is sent through a resistive divider to the inverting input of the booster. Since V<sub>POS</sub> derives from V<sub>REF-V</sub>, the bias voltage sent to the non-inverting input of the booster should also derive from V<sub>REF-V</sub> to optimize the accuracy (see Figure 13).

Figure 13. AGC Loop Block Diagram



### 3.3 Basic Equations

As a first approximation, the amplitude of the ramp on Pin 6 (V<sub>OUT</sub>) is calculated as follows:

$$V_{OUT} - V_{POS} = (V_{OSC} - V_{DCMID}) \times (1 + 0.25 (V_{AMP}))$$

where :

$V_{DCMID} = 7/16 \times V_{REF}$  (middle value of the ramp on Pin 5, typically 3.6V)

$V_{OSC} = V_5$  (ramp with fixed amplitude)

$V_{AMP} = -1$  as minimum vertical amplitude register

value and +1 as maximum value.

V<sub>POS</sub> is calculated according to:

$$V_{POS} = V_{DCMID} + (0.4 \times V_P)$$

where  $V_P = -1$  and  $+1$  as respectively minimum and maximum vertical position register value.

The current available on Pin 5 is:

$$I_{OSC} = \frac{3}{8} \times V_{REF} \times C_{OSC} \times f$$

where

$C_{OSC}$  = capacitor connected on Pin 5

$f$  = synchronization frequency.

**OPERATING DESCRIPTION (continued)**

**3.4 Geometric Corrections**

The principle is represented in Figure 14.

Starting from the vertical ramp, a parabola-shaped current is generated for E/W correction (also known as Pin Cushion correction), dynamic horizontal phase control correction.

The parabola generator consists of an analog multiplier, the output current of which is equal to :

$$\Delta I = k \times (V_{OUT} - V_{DCMID})^2$$

where  $V_{OUT}$  is the vertical output ramp (typically between 2 and 5 V) and  $V_{DCMID}$  is 3.6 V (for  $V_{REF-V} = 8.2V$ ). The  $V_{OUT}$  sawtooth is typically centered on 3.6 V. By changing the vertical position, the sawtooth shifts by  $\pm 0.4$  V.

The "geometry tracking" feature ensures a correct screen geometry for any end user adjustment. It generates non-symmetric parabola dependent on the vertical position.

Due to the large output stage voltage range (E/W Pin Cushion, Keystone), the combination of the tracking function, maximum vertical amplitude, maximum or minimum vertical position and maxi-

imum gain on the DAC control may lead to output stage saturation. This must be avoided by limiting the output voltage with appropriate I<sup>2</sup>C register values. For the E/W part and the dynamic horizontal phase control part, a sawtooth-shaped differential current in the following form is generated:

$$\Delta I' = k' \cdot (V_{OUT} - V_{DCMID})$$


Then  $\Delta I$  and  $\Delta I'$  are added and converted into voltage for the E/W part.

Each of the two E/W components or the two dynamic horizontal phase control components may be inhibited by their own I<sup>2</sup>C select bit.

Internal EW correction voltage is not available directly on the output pin. The EW correction is obtained with the feedback voltage (Pin 27: EWBin) which generates a modulating current in the diode (Pin 28). In addition, the horizontal width is I<sup>2</sup>C-controlled.

The dynamic horizontal phase control drives the H-position internally, moving the HFLY position on the horizontal sawtooth in the range of  $\pm 2.8 \%T_H$  both for side pin balance and parallelogram.

**Figure 14. Geometric Corrections Principle**



**3.5 E/W**

$$EW_{OUT} = EW_{DC} + K1 (V_{OUT} - V_{DCMID}) + K2 (V_{OUT} - V_{DCMID})^2$$

K1 is adjustable via the keystone I<sup>2</sup>C register. K2 is adjustable via the E/W amplitude I<sup>2</sup>C register.



## OPERATING DESCRIPTION (continued)

### 3.6 Dynamic Horizontal Phase Control

$$I_{OUT} = K4 (V_{OUT} - V_{DCMID}) + K5 (V_{OUT} - V_{DCMID})^2$$

K4 is adjustable via the parallelogram I<sup>2</sup>C register.

K5 is adjustable via the side pin balance I<sup>2</sup>C register.

### 3.7 Horizontal Breathing

Horizontal breathing compensation is performed through the EW stage with the Voltage-Current Converter. This DC-controlled input provides the required horizontal width corrections to offset width changes arising from EHT variations.

### 3.8 Vertical Breathing

Vertical breathing compensation is performed through the gain modulation of the vertical ramp. This DC-controlled input provides the vertical height corrections required to offset height changes arising from EHT variations.

## B PRE-AMPLIFIER PART

### 1. GENERAL CONSIDERATIONS


#### 1.1 Input Stage

The R, G and B signals must be supplied to the three inputs through coupling capacitors (100nF). The maximum input peak-to-peak video amplitude is 1 V.

The input stage includes a clamping function. This clamp uses the input serial capacitor as "memory capacitor" and is gated by an internally generated "Back-Porch-Clamping-Pulse (BPCP)".

The BPCP is synchronized on the second edge of the horizontal pulse HIN inputs on Pin 44.

Figure 15. .



In both cases, BPCP width is fixed.

#### 1.2 Contrast Adjustment (7 bits)

The contrast adjustment is made by simultaneously controlling the gain of three internal variable gain amplifiers through the I<sup>2</sup>C bus interface. The contrast adjustment allows covering a range higher than 40 dB. This adjustment is refreshed during the vertical retrace time.

#### 1.3 ABL Control

The STV2000 has an ABL input (automatic beam limitation) to attenuate RGB video signals according to beam intensity.


The operating range is typically 2.5 V, from 5.3 V to 2.0 V. A typical 12 dB Max. attenuation is applied to the signal whatever the current gain. Refer to Figure 16 for ABL input attenuation range.

In the case of software control, the ABL input must be pulled to AV<sub>CC</sub> through a resistor to limit power consumption.

ABL input voltage must not exceed VAV<sub>CC</sub>. Input resistor is 10kΩ.

**OPERATING DESCRIPTION (continued)**

**Figure 16.**



**1.4 Brightness Adjustment (6 bits)**

As with contrast adjustment, brightness is controlled by I<sup>2</sup>C.

The brightness function consists of adding the same DC offset to the three R, G, B signals after contrast amplification. This DC-Offset is present only outside the blanking pulse (see Figure 18).

The DC output level is forced to "INFRA-BLACK" level (V<sub>DC</sub>) during the blanking pulse.

**1.5 Drive Adjustment (3 x 8 bits)**

To adjust the white balance, the device offers the possibility of separately adjusting the overall gain of each complete video channel. Each channel gain is controlled by I<sup>2</sup>C (8 bits each). The very

large drive adjustment range (48dB) allows different standard or custom color temperatures.

The drive adjustment is also used to adjust the output voltages at the optimum amplitude to drive the C.R.T drivers, keeping the whole contrast control for end-users only. The drive adjustment is made after the contrast and brightness so that the white balance remains correct when BRT is adjusted.


**1.6 Output Stage**

The three output stages (see Figure 17) incorporate three functions:

- The blanking stage: when the internal generated blanking pulse is high, the three outputs are switched to a voltage which is 400 mV lower than the BLACK level. The black level is the output voltage with minimum brightness when the input signal video amplitude is equal to "0".
- The output stage itself: a large bandwidth output amplifier which can deliver up to 5V<sub>PP</sub> on the three outputs (for 0.7 V video signal on the inputs).
- The output CLAMP: the IC also incorporates three internal output clamps (sample and hold system) used for the DC to shift the three output signals. The DC output voltage is fixed at 1.5 V.

The overall waveforms of the output signal according to the different adjustments are shown in Figure 18.and Figure 19.


**Figure 17.**




**STV2000**

**OPERATING DESCRIPTION** (continued)

**Figure 18. Waveforms VOUT, BRT, CONT**



**Figure 19. Waveforms (DRIVE adjustment)**



**OPERATING DESCRIPTION (continued)**

**1.7 Cutoff DAC Output**

Three Cutoff DACs (8 bits) with output buffers are incorporated to drive the external cutoff circuit. Output voltage range is from 0.5 V to 4.5 V.


**1.8 Blanking Generator**

A vertical blanking pulse is generated (see Figure 20). The output level is a positive going pulse of 8V. The vertical blanking is started by the vertical sync pulse and the duration is determined by counting 22 horizontal periods. If there is

no vertical sync pulse the vertical blanking start coincides with the beginning of the vertical capacitor discharge time.

The blanking output generates a superimposed variable DC voltage. The 6-bit adjustment range is 1 V to 4.5 V. This is used to allow brightness control through G1. Additionally, this pin is used for spot killer suppression. The 0.8 V of V<sub>CC</sub> threshold will trigger the output into a high level state resulting from the V<sub>CC</sub> decay.

**Figure 20. VBDC (Pin 24) Output Voltage Waveform**



**1.9 DAC Output**

This is a 7-bit DAC with 1 output pin. An output buffer is used to enhance load capability with an I<sub>max(source)</sub> of 2 mA.

**Table 1: Logic Table**

Conditions	Hout	Vout	Video-off	Low Power
V <sub>CC</sub> at 0 to 6.9 V (PD2 mode)	no	no	video-off	NA (1)
V <sub>CC</sub> at 6.9 V to 8.5 V (PD1 mode)	yes	yes	video-off	NA(1)
I <sup>2</sup> C DPMS bit=1, (default=0)	no	no	video-off	yes
Hlock/unlock detection = unlock	yes	yes	video-off	no
Video ABL input pin < 1 V	no	no	video-off	no
5 V POR or I <sup>2</sup> C POR=1, (default=0)	yes	yes	video-off	no
I <sup>2</sup> C Hout on/off, (default=1=on)	on/off	yes	on/off	no
I <sup>2</sup> C Vout on/off, (default=1=on)	yes	on/off	on/off	no
I <sup>2</sup> C Video on/off, (default=0=video-off)	yes	yes	on/off	no
V <sub>CC</sub> at >8.5 V	yes	yes	video-on (2)	NA (1)
V <sub>CC</sub> at >8.5 V, I <sup>2</sup> C video=1=on	yes	yes	video-on (2)	no

**Note 1** NA= Not applicable.

**Note 2** I<sup>2</sup>C video=on will be reset by I<sup>2</sup>CDPMS/Low V<sub>CC</sub>.

## OPERATING DESCRIPTION (continued)

### C STAND-BY MODE AND PROTECTIONS

#### 1. GENERAL CONSIDERATIONS

##### 1.1 POR (Power On Reset) - Subaddress 11- D8

POR is activated on 5 V with default values for each adjustment and in addition video off (see 1.3). It can be activated via the I<sup>2</sup>C command.

##### 1.2 Supply Voltage Threshold.

Two built-in thresholds (see figure 21) are used to enter the following modes:

- PDI mode:
  - Activated for  $V_{CC} < 8.5V$
  - Video off (see 1.13)
- PD2 mode:
  - Activated for  $V_{CC} < 6.9V$
  - Video off (see 1.13)
  - H<sub>OUT</sub> and V<sub>OUT</sub> disabled

##### 1.3 Video Off (I<sup>2</sup>C control) - Subaddress 00 - D8

Activates blanking of the 3 video output stages. During this time the outputs are switched to ground level, regardless of the presence of Hsync or Hflyback. Activation time is inferior to 1 $\mu$ s.

This also activates the blanking output generating a positive going signal at pin 24 as long as “video off” is activated.

##### 1.4 Vertical Output Off

This command will switch off output VAMP. The vertical output swing is reduced to 0V. During power saver mode, the total vertical section is disabled.

##### 1.5 Power Saver On - Subaddress 11 - D7

This I<sup>2</sup>C command activates the PD1 and PD2 mode regardless of the scanning V<sub>CC</sub> value. Internal scanning and pre-amp voltage are off. During “power saver” mode, the device power consumption will be reduced to below 20mA for all supply pins. V<sub>DD</sub>, I<sup>2</sup>C interface and DAC data are not affected by this command.

##### 1.6 X-Ray, Set Operation - Subaddress 09 - D8

When ABL voltage is below 1 V threshold, Xray latch will be activated. This I<sup>2</sup>C command will reset the Xray latch. Activation time below 100ms.

INTERNAL SCHEMATICS

Figure 21.




Figure 24.




Figure 22.




Figure 25.




Figure 23.





Figure 26.



INTERNAL SCHEMATICS (continued)

Figure 27.




Figure 30.




Figure 28.




Figure 31.




Figure 29.





Figure 32.



INTERNAL SCHEMATICS (continued)

Figure 33.




Figure 34.




Figure 35.




Figure 36.




Figure 37.





Figure 38.





INTERNAL SCHEMATICS (continued)

Figure 39.




Figure 42.




Figure 40.




Figure 43.




Figure 41.





Figure 44.



INTERNAL SCHEMATICS (continued)

Figure 45.




Figure 48.




Figure 46.




Figure 49.




Figure 47.





Figure 50.



INTERNAL SCHEMATICS (continued)

Figure 51.




Figure 54.




Figure 52.




Figure 55.




Figure 53.




Figure 56.






Figure 57. STV2000 Demonstration Board Schematics



**PACKAGE MECHANICAL DATA**

44-Pin Thin Quad Flat Package



Dimensions	Millimeters			Inches		
	Min.	Typ.	Max.	Min.	Typ.	Max.
A			1.60			0.063
A1	0.05		0.15	0.002		0.006
A2	1.35	1.40	1.45	0.053	0.055	0.057
b	0.30	0.37	0.45	0.012	0.015	0.018
c	0.09		0.20	0.004		0.008
D		12.00			0.472	
D1		10.00			0.394	
D3		8.00			0.315	
E		12.00			0.472	
E1		10.00			0.394	
E3		8.00			0.315	
e		0.80			0.031	
K	0°	3.5°	7°			
L	0.45	0.60	0.75	0.018	0.024	0.030
L1		1.00			0.039	
	<b>Number of Pins</b>					
N	44					

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without the express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics

©2000 STMicroelectronics - All Rights Reserved.

Purchase of I<sup>2</sup>C Components by STMicroelectronics conveys a license under the Philips I<sup>2</sup>C Patent. Rights to use these components in an I<sup>2</sup>C system is granted provided that the system conforms to the I<sup>2</sup>C Standard Specification as defined by Philips.

STMicroelectronics Group of Companies

Australia - Brazil - China -Finland - France - Germany -Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - U.S.A.

<http://www.st.com>