

PI-2367-021105

Figure 2. Functional Block Diagram.

## Pin Functional Description

### DRAIN (D) Pin:

Power MOSFET drain connection. Provides internal operating current for both start-up and steady-state operation.

### BYPASS (BP) Pin:


Connection point for a 0.1  $\mu$ F external bypass capacitor for the internally generated 5.8 V supply.

### FEEDBACK (FB) Pin:

During normal operation, switching of the power MOSFET is controlled by this pin. MOSFET switching is terminated when a current greater than 49  $\mu$ A is delivered into this pin.

### SOURCE (S) Pin:

This pin is the power MOSFET source connection. It is also the ground reference for the BYPASS and FEEDBACK pins.



PI-3491-111903

Figure 3. Pin Configuration.

## LinkSwitch-HF Functional Description

*LinkSwitch-HF* combines a high voltage power MOSFET switch with a power supply controller in one device. Unlike conventional PWM (pulse width modulator) controllers, *LinkSwitch-HF* uses a simple ON/OFF control to regulate the output voltage. The *LinkSwitch-HF* controller consists of an oscillator, feedback (sense and logic) circuit, 5.8 V regulator, BYPASS pin under-voltage circuit, over-temperature protection, frequency jittering, current limit circuit, leading edge blanking and a 700 V power MOSFET. The *LinkSwitch-HF* incorporates additional circuitry for auto-restart.

### Oscillator

The typical oscillator frequency is internally set to an average of 200 kHz. Two signals are generated from the oscillator: the maximum duty cycle signal ( $DC_{MAX}$ ) and the clock signal that indicates the beginning of each cycle.

The *LinkSwitch-HF* oscillator incorporates circuitry that introduces a small amount of frequency jitter, typically 16 kHz peak-to-peak, to minimize EMI emission. The modulation rate of the frequency jitter is set to 1.5 kHz to optimize EMI reduction for both average and quasi-peak emissions. The frequency jitter should be measured with the oscilloscope triggered at the falling edge of the DRAIN waveform. The waveform in Figure 4 illustrates the frequency jitter of the *LinkSwitch-HF*.

### Feedback Input Circuit

The feedback input circuit at the FB pin consists of a low impedance source follower output set at 1.65 V. When the current delivered into this pin exceeds 49  $\mu$ A, a low logic level (disable) is generated at the output of the feedback circuit. This output is sampled at the beginning of each cycle on the rising edge of the clock signal. If high, the power MOSFET is turned on for that cycle (enabled), otherwise the power MOSFET remains off (disabled). Since the sampling is done only at the beginning of each cycle, subsequent changes in the FB pin voltage or current during the remainder of the cycle are ignored.

### 5.8 V Regulator and 6.3 V Shunt Voltage Clamp

The 5.8 V regulator charges the bypass capacitor connected to the BYPASS pin to 5.8 V by drawing a current from the voltage on the DRAIN, whenever the MOSFET is off. The BYPASS pin is the internal supply voltage node for the *LinkSwitch-HF*. When the MOSFET is on, the *LinkSwitch-HF* runs off of the energy stored in the bypass capacitor. Extremely low power consumption of the internal circuitry allows the *LinkSwitch-HF* to operate continuously from the current drawn from the DRAIN pin. A bypass capacitor value of 0.1  $\mu$ F is sufficient for both high frequency decoupling and energy storage.

In addition, there is a 6.3 V shunt regulator clamping the BYPASS pin at 6.3 V when current is provided to the BYPASS

pin through an external resistor. This facilitates powering of *LinkSwitch-HF* externally through a bias winding to decrease the no-load consumption to less than 50 mW.

### BYPASS Pin Under-Voltage

The BYPASS pin under-voltage circuitry disables the power MOSFET when the BYPASS pin voltage drops below 4.85 V. Once the BYPASS pin voltage drops below 4.85 V, it must rise back to 5.8 V to enable (turn-on) the power MOSFET.

### Over-Temperature Protection

The thermal shutdown circuitry senses the die temperature. The threshold is set at 142  $^{\circ}$ C typical with a 75  $^{\circ}$ C hysteresis. When the die temperature rises above this threshold (142  $^{\circ}$ C) the power MOSFET is disabled and remains disabled until the die temperature falls by 75  $^{\circ}$ C, at which point it is re-enabled.

### Current Limit

The current limit circuit senses the current in the power MOSFET. When this current exceeds the internal threshold ( $I_{LIMIT}$ ), the power MOSFET is turned off for the remainder of that cycle. The leading edge blanking circuit inhibits the current limit comparator for a short time ( $t_{LEB}$ ) after the power MOSFET is turned on. This leading edge blanking time has been set so that current spikes caused by capacitance and rectifier reverse recovery time will not cause premature termination of the switching pulse.

### Auto-Restart

In the event of a fault condition such as output overload, output short circuit, or an open loop condition, *LinkSwitch-HF* enters into auto-restart operation. An internal counter clocked by the oscillator gets reset every time the FB pin is pulled high. If the FB pin is not pulled high for 30 ms, the power MOSFET switching is disabled for 650 ms. The auto-restart alternately enables and disables the switching of the power MOSFET until the fault condition is removed.




Figure 4. Frequency Jitter.




Figure 5. Universal Input, 5.7 V, 400 mA, Constant Voltage, Constant Current Battery Charger Using LinkSwitch-HF.

## Applications Example

### A 2.4 W CC/CV Charger Adapter

The circuit shown in Figure 5 is a typical implementation of a 5.7 V, 400 mA, constant voltage, constant current (CV/CC) battery charger.

The input bridge formed by diodes D1-D4, rectifies the AC input voltage. The rectified AC is then filtered by the bulk storage capacitors C1 and C2. Resistor RF1 is a flameproof, fusible, wire wound type and functions as a fuse, inrush current limiter and, together with the  $\pi$  filter formed by C1, C2 and L1, differential mode noise attenuator.

This simple EMI filtering, together with the frequency jittering of LinkSwitch-HF (U1), a small value Y1 capacitor (CY1), and shield windings within T1, and a secondary-side RC snubber (R5, C5), allows the design to meet both conducted and radiated EMI limits. The low value of CY1 is important to meet the requirement of low line frequency leakage current, in this case  $<10 \mu\text{A}$ .

The rectified and filtered input voltage is applied to the primary winding of T1. The other side of the transformer primary is driven by the integrated MOSFET in U1. Diode D5, C3, R1 and R3 form the primary clamp network. This limits the peak drain voltage due to leakage inductance. Resistor R3 allows the use of a slow, low cost rectifier diode by limiting the reverse current through D5 when U1 turns on. The selection of a slow diode improves efficiency and conducted EMI.

Output rectification is provided by Schottky diode D6. The low forward voltage provides high efficiency across the operating range and the low ESR capacitor C6 minimizes output voltage ripple.

In constant voltage (CV) mode, the output voltage is set by the Zener diode VR1 and the emitter-base voltage of PNP transistor Q1. The  $V_{BE}$  of Q1 divided by the value of R7 sets the bias current through VR1 ( $\sim 2.7 \text{ mA}$ ). When the output voltage exceeds the threshold voltage determined by Q1 and VR1, Q1 is turned on and current flows through the LED of U2. As the LED current increases, the current fed into the FEEDBACK pin increases, disabling further switching cycles of U1. At very light loads, almost all switching cycles will be disabled, giving a low effective switching frequency and providing low no-load consumption.

During load transients, R6 and R8 ensure that the ratings of Q1 are not exceeded while R4 prevents C4 from being discharged.

Resistors R9 and R10 form the constant current (CC) sense circuit. Above approximately 400 mA, the voltage across the sense resistor exceeds the optocoupler diode forward conduction voltage of approximately 1 V. The current through the LED is therefore determined by the output current and CC control dominates over the CV feedback loop. CC control is maintained even under output short circuit conditions.

## Key Application Considerations

### LinkSwitch-HF Design Considerations

#### Output Power Table

Data sheet maximum output power table (Table 1) represents the maximum practical continuous output power level that can be obtained under the following assumed conditions:

1. The minimum DC input voltage is 90 V or higher for 85 VAC input, or 240 V or higher for 230 VAC input or 115 VAC with a voltage doubler. The value of the input capacitance should be large enough to meet these criteria for AC input designs.
2. Secondary output of 5.5 V with a Schottky rectifier diode.
3. Assumed efficiency of 70%.
4. Operating frequency of  $f_{OSC(min)}$  and  $I_{LIMIT(min)}$ .
5. Voltage only output (no secondary side constant current circuit).
6. Continuous mode operation ( $0.6 \leq K_p \leq 1$ ).
7. The part is board mounted with SOURCE pins soldered to a sufficient area of copper to keep the SOURCE pin temperature at or below 100 °C.
8. Ambient temperature of 50 °C for open frame designs and an internal enclosure temperature of 60 °C for adapter designs.

Below a value of 1,  $K_p$  is the ratio of ripple to peak primary current. Above a value of 1,  $K_p$  is the ratio of primary MOSFET off time to the secondary diode conduction time.

Operating at a lower effective switching frequency can simplify meeting conducted and radiated EMI limits, especially for designs where the safety Y capacitor must be eliminated. By using a lower effective full load frequency, the calculated value of the primary inductance is higher than required for power delivery. However, the maximum power capability at this lower operating frequency will be lower than the values shown in Table 1.

#### Audible Noise

The cycle skipping mode of operation used in *LinkSwitch-HF* can generate audio frequency components in the transformer. To limit this audible noise generation, the transformer should be designed such that the peak core flux density is below 1250 Gauss (125 mT). Following this guideline and using the standard transformer production technique of dip varnishing practically eliminates audible noise. Higher flux densities are possible however, careful evaluation of the audible noise performance should be made using production transformer samples before approving the design.

Ceramic capacitors that use dielectrics such as Z5U, when used in clamp circuits, may also generate audio noise. If this is the case, try replacing them with a capacitor having a different dielectric, for example a polyester film type.

### LinkSwitch-HF Layout Considerations

See Figure 6 for a recommended circuit board layout for *LinkSwitch-HF*.

#### Single Point Grounding

Use a single point ground connection from the input filter capacitor to the area of copper connected to the SOURCE pins.

#### Bypass Capacitor ( $C_{BP}$ )

The BYPASS pin capacitor should be located as near as possible to the BYPASS and SOURCE pins.

#### Primary Loop Area

The area of the primary loop that connects the input filter capacitor, transformer primary and *LinkSwitch-HF* together should be kept as small as possible.

#### Primary Clamp Circuit

A clamp is used to limit peak voltage on the DRAIN pin at turn off. This can be achieved by using an RCD clamp (as shown in Figure 5) or a Zener (~200 V) and diode clamp across the primary winding. In all cases, to minimize EMI, care should be taken to minimize the circuit path from the clamp components to the transformer and *LinkSwitch-HF*.

#### Thermal Considerations

The copper area underneath the *LinkSwitch-HF* acts not only as a single point ground, but also as a heatsink. As this area is connected to the quiet source node, this area should be maximized for good heatsinking of *LinkSwitch-HF*. The same applies to the cathode of the output diode.

#### Y-Capacitor

The placement of the Y-capacitor should be directly from the primary input filter capacitor positive terminal to the common/return terminal of the transformer secondary. Such a placement will route high magnitude common mode surge currents away from the *LinkSwitch-HF* device. Note that if an input  $\pi$  (C, L, C) EMI filter is used, then the inductor in the filter should be placed between the negative terminals of the input filter capacitors.

#### Optocoupler

Place the optocoupler physically close to the *LinkSwitch-HF* to minimize the primary side trace lengths. Keep the high current, high voltage drain and clamp traces away from the optocoupler to prevent noise pick up.

#### Output Diode

For best performance, the area of the loop connecting the secondary winding, the output diode and the output filter capacitor should be minimized. In addition, sufficient copper area should be provided at the anode and cathode terminals

of the diode for heatsinking. A larger area is preferred at the quiet cathode terminal. A large anode area can increase high frequency radiated EMI.

**Quick Design Checklist**

As with any power supply design, all *LinkSwitch-HF* designs should be verified on the bench to make sure that component specifications are not exceeded under worst-case conditions. The following minimum set of tests is strongly recommended:

1. Maximum drain voltage – Verify that  $V_{DS}$  does not exceed 675 V at the highest input voltage and peak (overload) output power.
2. Maximum drain current – At maximum ambient temperature, maximum input voltage and peak output (overload) power, verify drain current waveforms for any signs of transformer saturation and excessive leading edge current spikes at startup. Repeat under steady state conditions and verify that

the leading edge current spike event is below  $I_{LIMIT(MIN)}$  at the end of the  $t_{LEB(MIN)}$ . Under all conditions, the maximum drain current should be below the specified absolute maximum ratings.

3. Thermal Check – At specified maximum output power, minimum input voltage and maximum ambient temperature, verify that the temperature specifications are not exceeded for *LinkSwitch-HF*, transformer, output diode, and output capacitors. Enough thermal margin should be allowed for part-to-part variation of the  $R_{DS(ON)}$  of *LinkSwitch-HF* as specified in the data sheet. Under low line, maximum power, a maximum *LinkSwitch-HF* SOURCE pin temperature of 100 °C is recommended to allow for these variations.

**Design Tools**

Up-to-date information on design tools can be found at the Power Integrations website: [www.powerint.com](http://www.powerint.com).




Figure 6. Recommended Printed Circuit Layout for *LinkSwitch-HF* in a Flyback Converter Configuration.



**ABSOLUTE MAXIMUM RATINGS<sup>(1,5)</sup>**

DRAIN Voltage .....	-0.3 V to 700 V	<b>Notes:</b> 1. All voltages referenced to SOURCE, $T_A = 25\text{ }^\circ\text{C}$ . 2. The higher peak DRAIN current is allowed while the DRAIN voltage is less than 400 V. 3. Normally limited by internal circuitry. 4. 1/16 in. from case for 5 seconds. 5. Maximum ratings specified may be applied, one at a time, without causing permanent damage to the product. Exposure to Absolute Maximum Rating conditions for extended periods of time may affect product reliability.
Peak DRAIN Current.....	400 mA (750 mA) <sup>(2)</sup>	
FEEDBACK Voltage .....	-0.3 V to 9 V	
FEEDBACK Current .....	100 mA	
BYPASS Voltage.....	-0.3 V to 9 V	
Storage Temperature .....	-65 °C to 150 °C	
Operating Junction Temperature <sup>(3)</sup> .....	-40 °C to 150 °C	
Lead Temperature <sup>(4)</sup> .....	260 °C	

**THERMAL IMPEDANCE**

Thermal Impedance: P or G Package:	<b>Notes:</b>
$(\theta_{JA})$ .....	1. Measured on pin 2 (SOURCE) close to plastic interface.
$(\theta_{JC})^{(1)}$ .....	2. Soldered to 0.36 sq. in. (232 mm <sup>2</sup> ), 2 oz. (610 g/m <sup>2</sup> ) copper clad.
	3. Soldered to 1 sq. in. (645 mm <sup>2</sup> ), 2 oz. (610 g/m <sup>2</sup> ) copper clad.

Parameter	Symbol	Conditions			Min	Typ	Max	Units
		SOURCE = 0 V; $T_J = -40$ to $125\text{ }^\circ\text{C}$ See Figure 7 (Unless Otherwise Specified)						
<b>CONTROL FUNCTIONS</b>								
Output Frequency	$f_{OSC}$	$T_J = 25\text{ }^\circ\text{C}$	Average	186	200	214	kHz	
			Peak-Peak Jitter		16			
Maximum Duty Cycle	$DC_{MAX}$	S2 Open			60	63		%
FEEDBACK Pin Turnoff Threshold Current	$I_{FB}$	$T_J = 25\text{ }^\circ\text{C}$			30	49	68	$\mu\text{A}$
FEEDBACK Pin Voltage	$V_{FB}$	$I_{FB} = 49\text{ }\mu\text{A}$			1.54	1.65	1.76	V
DRAIN Supply Current	$I_{S1}$	$V_{FB} \geq 2\text{ V}$ (MOSFET Not Switching) See Note A				200	275	$\mu\text{A}$
	$I_{S2}$	FEEDBACK Open (MOSFET Switching) See Notes A, B				280	365	$\mu\text{A}$
BYPASS Pin Charge Current	$I_{CH1}$	$V_{BP} = 0\text{ V}$ , $T_J = 25\text{ }^\circ\text{C}$ See Note C			-5.5	-3.3	-1.8	mA
	$I_{CH2}$	$V_{BP} = 4\text{ V}$ , $T_J = 25\text{ }^\circ\text{C}$ See Note C			-3.8	-2.1	-1.0	
BYPASS Pin Voltage	$V_{BP}$				5.55	5.8	6.10	V
BYPASS Pin Voltage Hysteresis	$V_{BPH}$				0.8	0.95	1.2	V


Parameter	Symbol	Conditions		Min	Typ	Max	Units
		SOURCE = 0 V; $T_J = -40$ to $125$ °C See Figure 7 (Unless Otherwise Specified)					
<b>CONTROL FUNCTIONS (cont)</b>							
BYPASS Pin Supply Current	$I_{BPSC}$	See Note D		68			$\mu$ A
<b>CIRCUIT PROTECTION</b>							
Current Limit	$I_{LIMIT}$ (See Note E)	$di/dt = 90$ mA/ $\mu$ s $T_J = 25$ °C	LNK353	172	185	198	mA
		$di/dt = 400$ mA/ $\mu$ s $T_J = 25$ °C		215	245	274	
		$di/dt = 115$ mA/ $\mu$ s $T_J = 25$ °C	LNK354	233	250	268	
		$di/dt = 500$ mA/ $\mu$ s $T_J = 25$ °C		264	300	336	
Minimum On Time	$t_{ON(MIN)}$		LNK353	390	470	610	ns
			LNK354	280	360	500	
Leading Edge Blanking Time	$t_{LEB}$	$T_J = 25$ °C See Note F		170	215		ns
Thermal Shutdown Temperature	$T_{SD}$			135	142	150	°C
Thermal Shutdown Hysteresis	$T_{SHD}$	See Note G			75		°C
<b>OUTPUT</b>							
ON-State Resistance	$R_{DS(ON)}$	LNK353 $I_D = 25$ mA	$T_J = 25$ °C		34	40	$\Omega$
			$T_J = 100$ °C		54	63	
		LNK354 $I_D = 25$ mA	$T_J = 25$ °C		24	28	
			$T_J = 100$ °C		38	45	
OFF-State Drain Leakage Current	$I_{DSS}$	$V_{BP} = 6.2$ V, $V_{FB} \geq 2$ V, $V_{DS} = 560$ V, $T_J = 125$ °C				50	$\mu$ A
Breakdown Voltage	$BV_{DSS}$	$V_{BP} = 6.2$ V, $V_{FB} \geq 2$ V, $T_J = 25$ °C		700			V
Rise Time	$t_R$	Measured in a Typical Flyback Converter Application			50		ns
Fall Time	$t_F$				50		ns



Parameter	Symbol	Conditions	Min	Typ	Max	Units
		SOURCE = 0 V; $T_J = -40$ to $125$ °C See Figure 7 (Unless Otherwise Specified)				
<b>OUTPUT (cont)</b>						
DRAIN Supply Voltage			50			V
Output Enable Delay	$t_{EN}$	See Figure 9			10	$\mu$ s
Output Disable Setup Time	$t_{DST}$			0.5		$\mu$ s
Auto-Restart ON-Time	$t_{AR}$	$T_J = 25$ °C See Note H		31		ms
Auto-Restart Duty Cycle	$DC_{AR}$			5		%


## NOTES:

- A. Total current consumption is the sum of  $I_{S1}$  and  $I_{DSS}$  when FEEDBACK pin voltage is  $\geq 2$  V (MOSFET not switching) and the sum of  $I_{S2}$  and  $I_{DSS}$  when FEEDBACK pin is shorted to SOURCE (MOSFET switching).
- B. Since the output MOSFET is switching, it is difficult to isolate the switching current from the supply current at the DRAIN. An alternative is to measure the BYPASS pin current at 6 V.
- C. See Typical Performance Characteristics section Figure 14 for BYPASS pin start-up charging waveform.
- D. This current is only intended to supply an optional optocoupler connected between the BYPASS and FEEDBACK pins and not any other external circuitry.
- E. For current limit at other di/dt values, refer to Figure 13.
- F. This parameter is guaranteed by design.
- G. This parameter is derived from characterization.
- H. Auto-restart on time has the same temperature characteristics as the oscillator (inversely proportional to frequency).




PI-3490-060204

Figure 7. LinkSwitch-HF General Test Circuit.



PI-2048-033001

Figure 8. LinkSwitch-HF Duty Cycle Measurement.



PI-3707-112503

Figure 9. LinkSwitch-HF Output Enable Timing.

# Typical Performance Characteristics




Figure 10. Breakdown vs. Temperature.




Figure 11. Frequency vs. Temperature.




Figure 12. Current Limit vs. Temperature at Normalized di/dt.




Figure 13. Current Limit vs. di/dt.




Figure 14. BYPASS Pin Start-up Waveform.




Figure 15. Output Characteristics.



Typical Performance Characteristics (cont.)





Figure 16.  $C_{oss}$  vs. Drain Voltage.

PART ORDERING INFORMATION	
<p>LNK 354 G N - TL</p>	<b>LinkSwitch Product Family</b>
	<b>HF Series Number</b>
	<b>Package Identifier</b>
	G   Plastic Surface Mount DIP
	P   Plastic DIP
	<b>Lead Finish</b>
	Blank   Standard (Sn Pb)
	N   Pure Matte Tin (Pb-Free)
	<b>Tape &amp; Reel and Other Options</b>
	Blank   Standard Configurations
TL   Tape & Reel, 1 k pcs minimum, G Package only	




### DIP-8B



**Notes:**


1. Package dimensions conform to JEDEC specification MS-001-AB (Issue B 7/85) for standard dual-in-line (DIP) package with .300 inch row spacing.
2. Controlling dimensions are inches. Millimeter sizes are shown in parentheses.
3. Dimensions shown do not include mold flash or other protrusions. Mold flash or protrusions shall not exceed .006 (.15) on any side.
4. Pin locations start with Pin 1, and continue counter-clockwise to Pin 8 when viewed from the top. The notch and/or dimple are aids in locating Pin 1. Pin 6 is omitted.
5. Minimum metal to metal spacing at the package body for the omitted lead location is .137 inch (3.48 mm).
6. Lead width measured at package body.
7. Lead spacing measured with the leads constrained to be perpendicular to plane T.



**P08B**



PI-2551-121504

### SMD-8B



**Notes:**

1. Controlling dimensions are inches. Millimeter sizes are shown in parentheses.
2. Dimensions shown do not include mold flash or other protrusions. Mold flash or protrusions shall not exceed .006 (.15) on any side.
3. Pin locations start with Pin 1, and continue counter-clockwise to Pin 8 when viewed from the top. Pin 6 is omitted.
4. Minimum metal to metal spacing at the package body for the omitted lead location is .137 inch (3.48 mm).
5. Lead width measured at package body.
6. D and E are referenced datums on the package body.



**G08B**

PI-2546-121504

---

Notes



---

Notes

Revision	Notes	Date
D	1) Released Final Data Sheet.	10/04
E	1) Added lead-free ordering information.	12/04
F	1) Minor error corrections.	2/05

## For the latest updates, visit our website: [www.powerint.com](http://www.powerint.com)

Power Integrations reserves the right to make changes to its products at any time to improve reliability or manufacturability. Power Integrations does not assume any liability arising from the use of any device or circuit described herein. POWER INTEGRATIONS MAKES NO WARRANTY HEREIN AND SPECIFICALLY DISCLAIMS ALL WARRANTIES INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF THIRD PARTY RIGHTS.

### PATENT INFORMATION

The products and applications illustrated herein (including transformer construction and circuits external to the products) may be covered by one or more U.S. and foreign patents, or potentially by pending U.S. and foreign patent applications assigned to Power Integrations. A complete list of Power Integrations' patents may be found at [www.powerint.com](http://www.powerint.com). Power Integrations grants its customers a license under certain patent rights as set forth at <http://www.powerint.com/ip.htm>.

### LIFE SUPPORT POLICY

POWER INTEGRATIONS' PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF POWER INTEGRATIONS. As used herein:

1. A Life support device or system is one which, (i) is intended for surgical implant into the body, or (ii) supports or sustains life, and (iii) whose failure to perform, when properly used in accordance with instructions for use, can be reasonably expected to result in significant injury or death to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

The PI logo, **TOPSwitch**, **TinySwitch**, **LinkSwitch**, **DPA-Switch**, **EcoSmart**, **PI Expert** and **PI FACTS** are trademarks of Power Integrations, Inc. Other trademarks are property of their respective companies. ©Copyright 2005, Power Integrations, Inc.

## Power Integrations Worldwide Sales Support Locations

### WORLD HEADQUARTERS

5245 Hellyer Avenue  
San Jose, CA 95138, USA.  
Main: +1-408-414-9200  
Customer Service:  
Phone: +1-408-414-9665  
Fax: +1-408-414-9765  
*e-mail: [usasales@powerint.com](mailto:usasales@powerint.com)*

### CHINA (SHANGHAI)

Rm 807-808A,  
Pacheer Commercial Centre,  
555 Nanjing Rd. West  
Shanghai, P.R.C. 200041  
Phone: +86-21-6215-5548  
Fax: +86-21-6215-2468  
*e-mail: [chinasales@powerint.com](mailto:chinasales@powerint.com)*

### CHINA (SHENZHEN)

Rm 2206-2207, Block A,  
Electronics Science & Technology Bldg.  
2070 Shennan Zhong Rd.  
Shenzhen, Guangdong,  
China, 518031  
Phone: +86-755-8379-3243  
Fax: +86-755-8379-5828  
*e-mail: [chinasales@powerint.com](mailto:chinasales@powerint.com)*

### GERMANY

Rueckertstrasse 3  
D-80336, Munich  
Germany  
Phone: +49-89-5527-3910  
Fax: +49-89-5527-3920  
*e-mail: [eurossales@powerint.com](mailto:eurossales@powerint.com)*

### INDIA

261/A, Ground Floor  
7th Main, 17th Cross,  
Sadashivanagar  
Bangalore, India 560080  
Phone: +91-80-5113-8020  
Fax: +91-80-5113-8023  
*e-mail: [indiasales@powerint.com](mailto:indiasales@powerint.com)*

### ITALY

Via Vittorio Veneto 12  
20091 Bresso MI  
Italy  
Phone: +39-028-928-6000  
Fax: +39-028-928-6009  
*e-mail: [eurossales@powerint.com](mailto:eurossales@powerint.com)*

### JAPAN

Keihin Tatemono 1st Bldg 2-12-20  
Shin-Yokohama, Kohoku-ku,  
Yokohama-shi, Kanagawa ken,  
Japan 222-0033  
Phone: +81-45-471-1021  
Fax: +81-45-471-3717  
*e-mail: [japansales@powerint.com](mailto:japansales@powerint.com)*

### KOREA

RM 602, 6FL  
Korea City Air Terminal B/D, 159-6  
Samsung-Dong, Kangnam-Gu,  
Seoul, 135-728, Korea  
Phone: +82-2-2016-6610  
Fax: +82-2-2016-6630  
*e-mail: [koreasales@powerint.com](mailto:koreasales@powerint.com)*

### SINGAPORE

51 Newton Road,  
#15-08/10 Goldhill Plaza,  
Singapore, 308900  
Phone: +65-6358-2160  
Fax: +65-6358-2015  
*e-mail: [singaporesales@powerint.com](mailto:singaporesales@powerint.com)*

### TAIWAN

5F, No. 318, Nei Hu Rd., Sec. 1  
Nei Hu Dist.  
Taipei, Taiwan 114, R.O.C.  
Phone: +886-2-2659-4570  
Fax: +886-2-2659-4550  
*e-mail: [taiwansales@powerint.com](mailto:taiwansales@powerint.com)*

### EUROPE HQ

1st Floor, St. James's House  
East Street, Farnham  
Surrey, GU9 7TJ  
United Kingdom  
Phone: +44 (0) 1252-730-140  
Fax: +44 (0) 1252-727-689  
*e-mail: [eurossales@powerint.com](mailto:eurossales@powerint.com)*

### APPLICATIONS HOTLINE

World Wide +1-408-414-9660

### APPLICATIONS FAX

World Wide +1-408-414-9760

