



# +3V Voltage Monitoring, Low-Cost $\mu$ P Supervisory Circuits

## General Description

The MAX706P/R/S/T, MAX706AP/AR/AS/AT, and MAX708R/S/T microprocessor ( $\mu$ P) supervisory circuits reduce the complexity and number of components required to monitor +3V power-supply levels in +3V to +5V  $\mu$ P systems. These devices significantly improve system reliability and accuracy compared to separate ICs or discrete components.

The MAX706P/R/S/T and MAX706AP/AR/AS/AT supervisory circuits provide the following four functions:

- 1) A reset output during power-up, power-down, and brownout conditions.
- 2) An independent watchdog output that goes low if the watchdog input has not been toggled within 1.6s.
- 3) A 1.25V threshold detector for power-fail warning, low-battery detection, or for monitoring a power supply other than the main supply.
- 4) An active-low, manual-reset input.

The only difference between the MAX706R/AR, MAX706S/AS, and MAX706T/AT is the reset-threshold voltage levels, which are 2.63V, 2.93V, and 3.08V, respectively. All have active-low reset output signals. The MAX706P/AP are identical to the MAX706R/AR, except the reset output signal is active-high. The watchdog timer function for the MAX706AP/AR/AS/AT disables when the WDI input is left open or connected to a high-impedance state of a low-leakage tri-state output.

The MAX708R/S/T provide the same functions as the MAX706R/S/T and MAX706AR/AS/AT except they do not have a watchdog timer. Instead, they provide both  $\overline{\text{RESET}}$  and RESET outputs. As with the MAX706, devices with R, S, and T suffixes have reset thresholds of 2.63V, 2.93V, and 3.08V, respectively.

These devices are available in 8-pin SO, DIP, and  $\mu$ MAX<sup>®</sup> packages and are fully specified over the operating temperature range.

## Applications

Battery-Powered Equipment  
 Portable Instruments  
 Computers  
 Controllers  
 Intelligent Instruments  
 Critical  $\mu$ P Power Monitoring

$\mu$ MAX is a registered trademark of Maxim Integrated Products, Inc.



## Features

- ◆  $\mu$ MAX Package, Small 8-Pin SO
- ◆ Precision Supply-Voltage Monitors
  - 2.63V (MAX706P/R, MAX706AP/AR, and MAX708R)
  - 2.93V (MAX706S, MAX706AS, and MAX708S)
  - 3.08V (MAX706T, MAX706AT, and MAX708T)
- ◆ 200ms Reset Time Delay
- ◆ Debounced TTL/CMOS-Compatible Manual Reset Input
- ◆ 100 $\mu$ A Quiescent Current
- ◆ WDI Disable Feature (MAX706AP/AR/AS/AT)
- ◆ Watchdog Timer: 1.6s Timeout
- ◆ Reset Output Signal:
  - Active-High Only (MAX706P, MAX706AP)
  - Active-Low Only (MAX706R/S/T, MAX706AR/AS/AT)
  - Active-High and Active-Low (MAX708R/S/T)
- ◆ Voltage Monitor for Power-Fail or Low-Battery Warning
- ◆ 8-Pin Surface-Mount Package
- ◆ Guaranteed  $\overline{\text{RESET}}$  Assertion to  $V_{CC} = 1V$


## Ordering Information

PART <sup>†</sup>	TEMP RANGE	PIN-PACKAGE	PKG CODE
MAX706PCPA	0°C to +70°C	8 PDIP	P8-1
MAX706PCSA	0°C to +70°C	8 SO	S8-2
MAX706PCUA	0°C to +70°C	8 $\mu$ MAX	U8-1
MAX706PEPA	-40°C to +85°C	8 PDIP	P8-1

<sup>†</sup>SO,  $\mu$ MAX, and PDIP packages are available in lead-free.

Ordering Information continued at end of data sheet.  
 Pin Configurations appear at end of data sheet.

## Typical Operating Circuits



MAX706P/R/S/T, MAX706AP/AR/AS/AT, MAX708R/S/T

# +3V Voltage Monitoring, Low-Cost $\mu$ P Supervisory Circuits

## ABSOLUTE MAXIMUM RATINGS

Terminal Voltage (with respect to GND)	8-Pin SO (derate 5.9mW/°C above +70°C).....470.6mW
$V_{CC}$ .....-0.3V to +6V	8-Pin $\mu$ MAX (derate 4.5mW/°C above +70°C).....362mW
All Other Inputs (Note 1).....-0.3V to ( $V_{CC}$ + 0.3V)	Operating Temperature Range
Input Current	MAX70_C .....0°C to +70°C
$V_{CC}$ .....20mA	MAX70_E .....-40°C to +85°C
GND .....20mA	MAX70_M .....-55°C to +125°C
Output Current (all outputs) .....20mA	Junction Temperature .....+150°C
Continuous Power Dissipation ( $T_A$ = +70°C)	Storage Temperature Range .....-65°C to +150°C
8-Pin CERDIP (derate 8mW/°C above +70°C).....640mW	Lead Temperature (soldering, 10s) .....+300°C
8-Pin PDIP (derate 9.1mW/°C above +70°C).....727.3mW	

**Note 1:** The input-voltage limits on PFI, WDI, and  $\overline{MR}$  can be exceeded if the input current is less than 10mA.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

(MAX70\_P/R, MAX706AP/AR:  $V_{CC}$  = 2.7V to 5.5V; MAX70\_S, MAX706AS:  $V_{CC}$  = 3.0V to 5.5V; MAX70\_T, MAX706AT:  $V_{CC}$  = 3.15V to 5.5V;  $T_J$  =  $T_A$  =  $T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted. Typical values are at  $T_J$  =  $T_A$  = +25°C.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
Supply Voltage Range	$V_{CC}$		MAX70_C	1.0		5.5	V
			MAX70_E/M	1.2		5.5	
Supply Current	$I_{SUPPLY}$	$V_{CC} < 3.6V$	MAX706_C		90	200	$\mu$ A
			MAX706_E/M		90	300	
			MAX708_C		50	200	
			MAX708_E/M		50	300	
		$V_{CC} < 5.5V$	MAX706_C		135	350	
			MAX706_E/M		135	500	
			MAX708_C		65	350	
			MAX708_E/M		65	500	
Reset Threshold (Note 3) ( $V_{CC}$ Falling)	$V_{RST}$	MAX70_P/R/, MAX706AP/AR		2.55	2.63	2.70	V
		MAX70_S, MAX706AS		2.85	2.93	3.00	
		MAX70_T, MAX706AT		3.00	3.08	3.15	
Reset Threshold Hysteresis (Note 3)	$V_{HYS}$				20		mV
Reset Pulse Width (Note 3)	$t_{RST}$	MAX70_P/R/, MAX706AP/AR $V_{CC} = 3.0V$		140	200	280	ms
		MAX70_S, MAX706AS, $V_{CC} = 3.3V$		140	200	280	
		$V_{CC} = 5V$			200		
<b>RESET OUTPUT</b>							
Output-Voltage High (MAX70_R/S/T) (MAX706AR/AS/AT)	$V_{OH}$	$V_{RST(MAX)} < V_{CC} < 3.6V$	$I_{SOURCE} = 500\mu A$	$0.8 \times V_{CC}$			V
	$V_{OL}$	$V_{RST(MAX)} < V_{CC} < 3.6V$	$I_{SINK} = 1.2mA$			0.3	
	$V_{OH}$	$4.5V < V_{CC} < 5.5V$	$I_{RSOURCE} = 800\mu A$	$V_{CC} - 1.5$			
	$V_{OL}$	$4.5V < V_{CC} < 5.5V$	$I_{SINK} = 3.2mA$			0.4	
	$V_{OL}$	MAX70_C $V_{CC} = 1.0V$ , $I_{SINK} = 50\mu A$				0.3	
		MAX70_E/M: $V_{CC} = 1.2V$ , $I_{SINK} = 100\mu A$				0.3	

# +3V Voltage Monitoring, Low-Cost $\mu$ P Supervisory Circuits

## ELECTRICAL CHARACTERISTICS (continued)

(MAX70\_P/R, MAX706AP/AR:  $V_{CC} = 2.7V$  to  $5.5V$ ; MAX70\_S, MAX706AS:  $V_{CC} = 3.0V$  to  $5.5V$ ; MAX70\_T, MAX706AT:  $V_{CC} = 3.15V$  to  $5.5V$ ;  $T_J = T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted. Typical values are at  $T_J = T_A = +25^\circ C$ .) (Note 2)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
Output-Voltage High (MAX706P) (MAX706AP)	$V_{OH}$	$V_{RST(MAX)} < V_{CC} < 3.6V$	$I_{SOURCE} = 215\mu A$	$V_{CC} - 0.6$			V
	$V_{OL}$	$V_{RST(MAX)} < V_{CC} < 3.6V$	$I_{SINK} = 1.2mA$			0.3	
	$V_{OH}$	$4.5 < V_{CC} < 5.5V$	$I_{SOURCE} = 800\mu A$	$V_{CC} - 1.5$			
	$V_{OL}$	$4.5V < V_{CC} < 5.5V$	$I_{SINK} = 3.2mA$			0.4	
Output-Voltage High (MAX708_)	$V_{OH}$	$V_{RST(MAX)} < V_{CC} < 3.6V$	$I_{SOURCE} = 500\mu A$	$0.8 \times V_{CC}$			V
	$V_{OL}$	$V_{RST(MAX)} < V_{CC} < 3.6V$	$I_{SINK} = 500\mu A$			0.3	
	$V_{OH}$	$4.5V < V_{CC} < 5.5V$	$I_{SOURCE} = 800\mu A$	$V_{CC} - 1.5$			
	$V_{OL}$	$4.5V < V_{CC} < 5.5V$	$I_{SINK} = 1.2mA$			0.4	
<b>WATCHDOG INPUT</b>							
Watchdog Timeout Period	$t_{WD}$	MAX706P/R, MAX706AP/AR, $V_{CC} = 3.0V$		1.00	1.60	2.25	s
		MAX706S/T, MAX706AS/AT, $V_{CC} = 3.3V$		1.00	1.60	2.25	
WDI Pulse Width (MAX706_, MAX706A_)	$t_{WP}$	$V_{IL} = 0.4V$	$V_{RST(MAX)} < V_{CC} < 3.6V$	100			ns
		$V_{IH} = 0.8V \times V_{CC}$	$4.5V < V_{CC} < 5.5V$	50			
Watchdog Input Threshold (MAX706_, MAX706A_)	$V_{IL}$	$V_{RST(MAX)} < V_{CC} < 3.6V$				0.6	V
	$V_{IH}$	$V_{RST(MAX)} < V_{CC} < 3.6V$		$0.7 \times V_{CC}$			
	$V_{IL}$	$V_{CC} = 5.0V$				0.8	
	$V_{IH}$	$V_{CC} = 5.0V$		3.5			
WDI Input Current		WDI = $0V$ or $V_{CC}$	MAX706_	-1.0	+0.02	+1.0	$\mu A$
			MAX706A_	-5		+5	

**MAX706P/R/S/T, MAX706AP/AR/AS/AT, MAX708R/S/T**

# +3V Voltage Monitoring, Low-Cost $\mu$ P Supervisory Circuits

## ELECTRICAL CHARACTERISTICS (continued)

(MAX70\_P/R, MAX706AP/AR:  $V_{CC} = 2.7V$  to  $5.5V$ ; MAX70\_S, MAX706AS:  $V_{CC} = 3.0V$  to  $5.5V$ ; MAX70\_T, MAX706AT:  $V_{CC} = 3.15V$  to  $5.5V$ ;  $T_J = T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted. Typical values are at  $T_J = T_A = +25^\circ C$ .) (Note 2)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
<b>WATCHDOG OUTPUT</b>							
$\overline{WDO}$ Output Voltage (MAX706_, MAX706A_)	$V_{OH}$	$V_{RST(MAX)} < V_{CC} < 3.6V$	$I_{SOURCE} = 500\mu A$	$0.8 \times V_{CC}$			V
	$V_{OL}$	$V_{RST(MAX)} < V_{CC} < 3.6V$	$I_{SINK} = 500\mu A$	0.3			
	$V_{OH}$	$4.5V < V_{CC} < 5.5V$	$I_{SOURCE} = 800\mu A$	$V_{CC} - 1.5$			
	$V_{OL}$	$4.5V < V_{CC} < 5.5V$	$I_{SINK} = 1.2mA$	0.4			
<b>MANUAL RESET INPUT</b>							
$\overline{MR}$ Pullup Current		$\overline{MR} = 0$	$V_{RST(MAX)} < V_{CC} < 3.6V$	25	70	250	$\mu A$
			$4.5V < V_{CC} < 5.5V$	100	250	600	
$\overline{MR}$ Pulse Width	$t_{MR}$	$V_{RST(MAX)} < V_{CC} < 3.6V$		500			ns
		$4.5V < V_{CC} < 5.5V$		150			
$\overline{MR}$ Input Threshold	$V_{IL}$	$V_{RST(MAX)} < V_{CC} < 3.6V$		0.6			V
	$V_{IH}$	$V_{RST(MAX)} < V_{CC} < 3.6V$		$0.7 \times V_{CC}$			
	$V_{IL}$	$4.5V < V_{CC} < 5.5V$		0.8			
	$V_{IH}$	$4.5V < V_{CC} < 5.5V$		2.0			
$\overline{MR}$ to Reset Output Delay	$t_{MD}$	$V_{RST(MAX)} < V_{CC} < 3.6V$		750			ns
		$4.5V < V_{CC} < 5.5V$		250			
<b>POWER-FAILURE COMPARATOR</b>							
PFI Input Threshold			(MAX70_P/R, MAX706AP/AR) PFI falling $V_{CC} = 3.0V$	1.20	1.25	1.30	V
			(MAX70_S/T, MAX706AS/AT) PFI falling, $V_{CC} = 3.3V$	1.20	1.25	1.30	
PFI Input Current				-25	+0.01	+25	nA
$\overline{PFO}$ Output Voltage	$V_{OH}$	$V_{RST(MAX)} < V_{CC} < 3.6V$	$I_{SOURCE} = 500\mu A$	$0.8 \times V_{CC}$			V
	$V_{OL}$	$V_{RST(MAX)} < V_{CC} < 3.6V$	$I_{SINK} = 1.2mA$	0.3			
	$V_{OH}$	$4.5V < V_{CC} < 5.5V$	$I_{SOURCE} = 800\mu A$	$V_{CC} - 1.5$			
	$V_{OL}$	$4.5V < V_{CC} < 5.5V$	$I_{SINK} = 3.2mA$	0.4			







**Note 2:** All devices 100% production tested at  $T_A = +85^\circ C$ . Limits over temperature are guaranteed by design.

**Note 3:** Applies to both  $\overline{RESET}$  in the MAX70\_R/S/T and MAX706AR/AS/AT, and RESET in the MAX706P/MAX706AP.

# +3V Voltage Monitoring, Low-Cost $\mu$ P Supervisory Circuits

## Typical Operating Characteristics

( $T_A = +25^\circ\text{C}$ , unless otherwise noted.)



MAX706P/R/S/T, MAX706AP/AR/AS/AT, MAX708R/S/T

# +3V Voltage Monitoring, Low-Cost $\mu$ P Supervisory Circuits

## Pin Description

MAX706P/R/S/T, MAX706AP/AR/AS/AT, MAX708R/S/T

PIN						NAME	FUNCTION
MAX706P MAX706AP		MAX706R/S/T, MAX706AR/AS/AT		MAX708R/S/T			
SO/DIP	$\mu$ MAX	SO/DIP	$\mu$ MAX	SO/DIP	$\mu$ MAX		
1	3	1	3	1	3	$\overline{\text{MR}}$	Active-Low, Manual-Reset Input. Pull $\overline{\text{MR}}$ below 0.6V to trigger a reset pulse. $\overline{\text{MR}}$ is TTL/CMOS compatible when $V_{\text{CC}} = 5\text{V}$ and can be shorted to GND with a switch. $\overline{\text{MR}}$ is internally connected to a 70 $\mu$ A source current. Connect to $V_{\text{CC}}$ or leave unconnected.
2	4	2	4	2	4	$V_{\text{CC}}$	Supply Voltage Input
3	5	3	5	3	5	GND	Ground
4	6	4	6	4	6	PFI	Adjustable Power-Fail Comparator Input. Connect PFI to a resistive divider to set the desired PFI threshold. When PFI is less than 1.25V, $\overline{\text{PFO}}$ goes low and sinks current; otherwise, $\overline{\text{PFO}}$ remains high. Connect PFI to GND if not used.
5	7	5	7	5	7	$\overline{\text{PFO}}$	Active-Low, Power-Fail Comparator Output. $\overline{\text{PFO}}$ asserts when PFI is below the internal 1.25V threshold. $\overline{\text{PFO}}$ deasserts when PFI is above the internal 1.25V threshold. Leave $\overline{\text{PFO}}$ unconnected if not used.
6	8	6	8	—	—	WDI	Watchdog Input. A falling or rising transition must occur at WDI within 1.6s to prevent $\overline{\text{WDO}}$ from asserting (see Figure 4). The internal watchdog timer is reset to zero when reset is asserted or when transition occurs at WDI. The watchdog function for the MAX706P/R/S/T can not be disabled. The watchdog timer for the MAX706AP/AR/AS/AT disables when WDI input is left open or connected to a tri-state output in its high-impedance state with a leakage current of less than 600nA.
7	1	—	—	8	2	RESET	Active-High Reset Output. Reset remains high when $V_{\text{CC}}$ is below the reset threshold or $\overline{\text{MR}}$ is held low. It remains low for 200ms after the reset conditions end (Figure 3).
8	2	8	2	—	—	$\overline{\text{WDO}}$	Active-Low Watchdog Output. $\overline{\text{WDO}}$ goes low when a transition does not occur at WDI within 1.6s and remains low until a transition occurs at WDI (indicating the watchdog interrupt has been serviced). $\overline{\text{WDO}}$ also goes low when $V_{\text{CC}}$ falls below the reset threshold; however, unlike the reset output signal, $\overline{\text{WDO}}$ goes high as soon as $V_{\text{CC}}$ rises above the reset threshold.
—	—	7	1	7	1	$\overline{\text{RESET}}$	Active-Low Reset Output. $\overline{\text{RESET}}$ remains low when $V_{\text{CC}}$ is below the reset threshold or $\overline{\text{MR}}$ is held low. It remains low for 200ms after the reset conditions end (Figure 3).
—	—	—	—	6	8	N.C.	No Connection. Not internally connected.

# +3V Voltage Monitoring, Low-Cost $\mu$ P Supervisory Circuits

MAX706P/R/S/T, MAX706AP/AR/AS/AT, MAX708R/S/T




Figure 1. MAX706\_ Functional Diagram




Figure 2. MAX708\_ Functional Diagram

## RESET and RESET Outputs

A microprocessor's ( $\mu$ P's) reset input starts in a known state. When the  $\mu$ P is in an unknown state, it should be held in reset. The MAX706P/R/S/T and the MAX706AP/AR/AS/AT assert reset when  $V_{CC}$  is low, preventing code execution errors during power-up, power-down, or brownout conditions.

On power-up once  $V_{CC}$  reaches 1V,  $\overline{\text{RESET}}$  is guaranteed to be logic-low and  $\text{RESET}$  is guaranteed to be logic-high. As  $V_{CC}$  rises,  $\overline{\text{RESET}}$  and  $\text{RESET}$  remain asserted. Once  $V_{CC}$  exceeds the reset threshold, the internal timer causes  $\overline{\text{RESET}}$  and  $\text{RESET}$  to be deasserted after a time equal to the reset pulse width, which is typically 200ms (Figure 3).

If a power-fail or brownout condition occurs (i.e.,  $V_{CC}$  drops below the reset threshold),  $\overline{\text{RESET}}$  and  $\text{RESET}$  are asserted. As long as  $V_{CC}$  remains below the reset threshold, the internal timer is continually reset, causing the  $\overline{\text{RESET}}$  and  $\text{RESET}$  outputs to remain asserted. Thus, a brownout condition that interrupts a previously initiated reset pulse causes an additional 200ms delay from the time the latest interruption occurred. On power-down once  $V_{CC}$  drops below the reset threshold,

$\overline{\text{RESET}}$  and  $\text{RESET}$  are guaranteed to be asserted for  $V_{CC} \geq 1V$ .

The MAX706P/MAX706AP provide a  $\text{RESET}$  signal, and the MAX706R/S/T and MAX706AR/AS/AT provide a  $\overline{\text{RESET}}$  signal. The MAX708R/S/T provide both  $\text{RESET}$  and  $\overline{\text{RESET}}$ .

## Watchdog Timer

The MAX706P/R/S/T and the MAX706AP/AR/AS/AT watchdog circuit monitor the  $\mu$ P's activity. If the  $\mu$ P does not toggle the watchdog input (WDI) within 1.6s, the watchdog output ( $\overline{\text{WDO}}$ ) goes low (Figure 4). If the reset signal is asserted, the watchdog timer will be reset to zero and disabled. As soon as reset is released, the timer starts counting. WDI can detect pulses as narrow as 100ns with a 2.7V supply and 50ns with a 4.5V supply. The watchdog timer for the MAX706P/R/S/T cannot be disabled. The watchdog timer for the MAX706AP/AR/AS/AT operates similarly to the MAX706P/R/S/T. However, the watchdog timer for the MAX706AP/AR/AS/AT disables when the WDI input is left open or connected to a tri-state output in its high-impedance state and with a leakage current of less than 600nA. The watchdog timer can be disabled anytime, provided  $\overline{\text{WDO}}$  is not asserted.

# +3V Voltage Monitoring, Low-Cost $\mu$ P Supervisory Circuits




Figure 3. RESET, RESET, MR, and WDO Timing




Figure 4. MAX706AP/AR/AS/AT Watchdog Timing

$\overline{WDO}$  can be connected to the nonmaskable interrupt (NMI) input of a  $\mu$ P. When  $V_{CC}$  drops below the reset threshold,  $\overline{WDO}$  immediately goes low, even if the watchdog timer has not timed out (Figure 3). Normally, this would trigger an NMI, but since reset is asserted simultaneously, the NMI is overridden. The  $\overline{WDO}$  should not be connected to  $\overline{RESET}$  directly. Instead, connect  $\overline{WDO}$  to  $\overline{MR}$  to generate a reset pulse when it times out.

### Manual Reset

The manual reset ( $\overline{MR}$ ) input allows  $\overline{RESET}$  and RESET to be activated by a pushbutton switch. The switch is effectively debounced by the 140ms minimum reset pulse width.  $\overline{MR}$  can be driven by an external logic line since it is TTL/CMOS compatible. The minimum  $\overline{MR}$




Figure 5. Monitoring Both +3V/+3.3V and +12V




Figure 6.  $\overline{RESET}$  Valid to GND Circuit

input pulse width is 500ns when  $V_{CC} = +3V$  and 150ns when  $V_{CC} = +5V$ . Leave  $\overline{MR}$  unconnected or connect to  $V_{CC}$  when not used.

### Power-Fail Comparator

The power-fail comparator can be used for various purposes because its output and noninverting input are not internally connected. The inverting input is internally connected to a 1.25V reference. The power-fail comparator has 10mV of hysteresis, which prevents repeated triggering of the power-fail output ( $\overline{PFO}$ ).



# +3V Voltage Monitoring, Low-Cost $\mu$ P Supervisory Circuits

MAX706P/R/S/T, MAX706AP/AR/AS/AT, MAX708R/S/T

To build an early-warning power-failure circuit, use the power-fail comparator input (PFI) to monitor the unregulated DC supply voltage (see the *Typical Operating Circuits*). Connect the PFI to a resistive-divider network such that the voltage at PFI falls below 1.25V just before the regulator drops out. Use  $\overline{\text{PFO}}$  to interrupt the  $\mu$ P so it can prepare for an orderly power-down.

Regulated and unregulated voltages can be monitored by simply adjusting the PFI resistive-divider network values to the appropriate ratio. In addition, the reset signal can be asserted at voltages other than  $V_{CC}$  reset threshold, as shown in Figure 5. Connect PFO to MR to initiate a reset pulse when the 12V supply drops below a user-specified threshold (11V in this example) or when  $V_{CC}$  falls below the reset threshold.

### Operation with +3V and +5V Supplies

The MAX706P/R/S/T, the MAX706AP/AR/AS/AT, and the MAX708R/S/T provide voltage monitoring at the reset threshold (2.63V to 3.08V) when powered from either +3V or +5V. These devices are ideal in portable-instrument applications where power can be supplied from either a +3V battery or an AC-DC wall adapter that generates +5V (a +5V supply allows a  $\mu$ P or a microcontroller to run faster than a +3V supply). With a +3V supply, these ICs consume less power, but output drive capability is reduced, the MR to  $\overline{\text{RESET}}$  delay time increases, and the MR minimum pulse width increases. The *Electrical Characteristics* table provides specifications for operation with both +3V and +5V supplies.

### Ensuring a Valid $\overline{\text{RESET}}$ Output Down to $V_{CC} = 0V$

When  $V_{CC}$  falls below 1V, the MAX706R/S/T, MAX706AR/AS/AT, and MAX708R/S/T  $\overline{\text{RESET}}$  output no longer sinks current; it becomes an open circuit. High-impedance, CMOS logic inputs can drift to undetermined voltages if left as open circuit. If a pull-down resistor is added to the  $\overline{\text{RESET}}$  pin, as shown in Figure 6, any stray charge or leakage current will flow to ground, holding  $\overline{\text{RESET}}$  low. Resistor value R is not critical, but it should not load  $\overline{\text{RESET}}$  and the input it is driving to ground. 100k $\Omega$  is suggested for R1.

## Applications Information

### Adding Hysteresis to the Power-Fail Comparator

Hysteresis adds a noise margin to the power-fail comparator and prevents repeated triggering of the  $\overline{\text{PFO}}$  when  $V_{IN}$  is near the power-fail comparator trip point. Figure 7 shows how to add hysteresis to the power-fail comparator. Select the ratio of R1 and R2 such that PFI




Figure 7. Adding Hysteresis to the Power-Fail Comparator




Figure 8. Monitoring a Negative Voltage

## +3V Voltage Monitoring, Low-Cost $\mu$ P Supervisory Circuits

sees 1.25V when  $V_{IN}$  falls to the desired trip point ( $V_{TRIP}$ ). Resistor R3 adds hysteresis. R3 will typically be an order of magnitude greater than R1 and R2. The current through R1 and R2 should be at least 1 $\mu$ A to ensure that the 25nA (max) PFI input current does not shift the trip point significantly. R3 should be larger than 10k $\Omega$  to prevent it from loading down the  $\overline{PFO}$  pin. Capacitor C1 adds noise rejection.

### Monitoring a Negative Voltage

The power-fail comparator can be used to monitor a negative supply voltage using the circuit of Figure 8. When the negative supply is valid,  $\overline{PFO}$  is low. When the negative supply voltage drops,  $\overline{PFO}$  goes high. This circuit's accuracy is affected by the PFI threshold tolerance, the  $V_{CC}$  voltage, and resistors R1 and R2.

### Bypassing $V_{CC}$

For noisy systems, bypass  $V_{CC}$  with a 0.1 $\mu$ F capacitor to GND.

### Ordering Information (continued)

PART†	TEMP RANGE	PIN-PACKAGE	PKG CODE
MAX706PEUA	-40°C to +85°C	8 $\mu$ MAX	U8-1
MAX706PMJA	-55°C to +125°C	8 CERDIP*	J8-2
<b>MAX706RCPA</b>	0°C to +70°C	8 Plastic Dip	P8-1
MAX706RCSA	0°C to +70°C	8 SO	S8-2
MAX706RCUA	0°C to +70°C	8 $\mu$ MAX	U8-1
MAX706REPA	-40°C to +85°C	8 Plastic Dip	P8-1
MAX706RESA	-40°C to +85°C	8 SO	S8-2
MAX706REUA	-40°C to +85°C	8 $\mu$ MAX	U8-1
MAX706RMJA	-55°C to +125°C	8 CERDIP*	J8-2
<b>MAX706SCPA</b>	0°C to +70°C	8 Plastic Dip	P8-1
MAX706SCSA	0°C to +70°C	8 SO	S8-2
MAX706SCUA	0°C to +70°C	8 $\mu$ MAX	U8-1
MAX706SEPA	-40°C to +85°C	8 Plastic Dip	P8-1
MAX706SESA	-40°C to +85°C	8 SO	S8-2
MAX706SEUA	-40°C to +85°C	8 $\mu$ MAX	U8-1
MAX706SMJA	-55°C to +125°C	8 CERDIP*	J8-2
<b>MAX706TCPA</b>	0°C to +70°C	8 Plastic Dip	P8-1
MAX706TCSA	0°C to +70°C	8 SO	S8-2
MAX706TCUA	0°C to +70°C	8 $\mu$ MAX	U8-1
MAX706TEPA	-40°C to +85°C	8 Plastic Dip	P8-1
MAX706TESA	-40°C to +85°C	8 SO	S8-2
MAX706TEUA	-40°C to +85°C	8 $\mu$ MAX	U8-1
MAX706TMJA	-55°C to +125°C	8 CERDIP*	J8-2
<b>MAX706APEPA</b>	-40°C to +85°C	8 Plastic Dip	P8-1
MAX706APESA	-40°C to +85°C	8 SO	S8-2
MAX706APEUA	-40°C to +85°C	8 $\mu$ MAX	U8-1
<b>MAX706AREPA</b>	-40°C to +85°C	8 Plastic Dip	P8-1
MAX706ARESA	-40°C to +85°C	8 SO	S8-2
MAX706AREUA	-40°C to +85°C	8 $\mu$ MAX	U8-1
<b>MAX706ASEPA</b>	-40°C to +85°C	8 Plastic Dip	P8-1

PART†	TEMP RANGE	PIN-PACKAGE	PKG CODE
MAX706ASESA	-40°C to +85°C	8 SO	S8-2
MAX706ASEUA	-40°C to +85°C	8 $\mu$ MAX	U8-1
<b>MAX706ATEPA</b>	-40°C to +85°C	8 Plastic Dip	P8-1
MAX706ATESA	-40°C to +85°C	8 SO	S8-2
MAX706ATEUA	-40°C to +85°C	8 $\mu$ MAX	U8-1
<b>MAX708RCPA</b>	0°C to +70°C	8 Plastic Dip	P8-1
MAX708RCSA	0°C to +70°C	8 SO	S8-2
MAX708RCUA	0°C to +70°C	8 $\mu$ MAX	U8-1
MAX708REPA	-40°C to +85°C	8 Plastic Dip	P8-1
MAX708RESA	-40°C to +85°C	8 SO	S8-2
MAX708REUA	-40°C to +85°C	8 $\mu$ MAX	U8-1
MAX708RMJA	-55°C to +125°C	8 CERDIP*	J8-2
<b>MAX708SCPA</b>	0°C to +70°C	8 Plastic Dip	P8-1
MAX708SCSA	0°C to +70°C	8 SO	S8-2
MAX708SCUA	0°C to +70°C	8 $\mu$ MAX	U8-1
MAX708SEPA	-40°C to +85°C	8 Plastic Dip	P8-1
MAX708SESA	-40°C to +85°C	8 SO	S8-2
MAX708SEUA	-40°C to +85°C	8 $\mu$ MAX	U8-1
MAX708SMJA	-55°C to +125°C	8 CERDIP*	J8-2
<b>MAX708TCPA</b>	0°C to +70°C	8 Plastic Dip	P8-1
MAX708TCSA	0°C to +70°C	8 SO	S8-2
MAX708TCUA	0°C to +70°C	8 $\mu$ MAX	U8-1
MAX708TEPA	-40°C to +85°C	8 Plastic Dip	P8-1
MAX708TESA	-40°C to +85°C	8 SO	S8-2
MAX708TEUA	-40°C to +85°C	8 $\mu$ MAX	U8-1
MAX708TMJA	-55°C to +125°C	8 CERDIP*	J8-2

† SO,  $\mu$ MAX, and PDIP packages are available in lead-free.

\*Contact factory for availability and processing to MIL-STD-883.


\*\*Future product—contact factory for availability.

### Chip Information


PROCESS: CMOS

# +3V Voltage Monitoring, Low-Cost $\mu$ P Supervisory Circuits

## Pin Configurations



## Typical Operating Circuits (continued)





MAX706P/R/S/T, MAX706AP/AR/AS/AT, MAX708R/S/T

# +3V Voltage Monitoring, Low-Cost $\mu$ P Supervisory Circuits

## Package Information


(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to [www.maxim-ic.com/packages](http://www.maxim-ic.com/packages).)

	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	---	0.200	---	5.08
B	0.014	0.023	0.36	0.58
B1	0.038	0.065	0.97	1.65
C	0.008	0.015	0.20	0.38
E	0.220	0.310	5.59	7.87
E1	0.290	0.320	7.37	8.13
e	0.100		2.54	
L	0.125	0.200	3.18	5.08
L1	0.150	---	0.00	---
Q	0.015	0.070	0.38	1.78
S	---	0.098	---	2.49
S1	0.005	---	0.13	---

	INCHES		MILLIMETERS		N	CASE
	MIN	MAX	MIN	MAX		
D	---	0.405	---	10.29	8	P:D4
D	---	0.785	---	19.94	14	C:D1
D	---	0.840	---	21.34	16	E:D2
D	---	0.960	---	24.38	18	V:D6
D	---	1.060	---	26.92	20	R:D8
D	---	1.280	---	32.51	24	L:D9

NOTES:  
 1. CONTROLLING DIMENSION: INCH  
 2. MEETS 1835 CASE OUTLINE CONFIGURATION #1 AS SHOWN IN ABOVE TABLE  
 3. N = NUMBER OF PINS



PACKAGE FAMILY OUTLINE: CDIP .300"

1/1

21-0045 A

120 SAN GABRIEL DR. SUNNYVALE CA 94086 FAX (408) 737 7194  
PROPRIETARY INFORMATION


TITLE

DOCUMENT CONTROL NUMBER REV

# +3V Voltage Monitoring, Low-Cost $\mu$ P Supervisory Circuits

## Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to [www.maxim-ic.com/packages](http://www.maxim-ic.com/packages).)




8LUMAXD EPS

MAX706P/R/S/T, MAX706AP/AR/AS/AT, MAX708R/S/T


# +3V Voltage Monitoring, Low-Cost $\mu$ P Supervisory Circuits

## Package Information (continued)


(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to [www.maxim-ic.com/packages](http://www.maxim-ic.com/packages).)



TOP VIEW



FRONT VIEW



SIDE VIEW

NOTES:

1. D&E DO NOT INCLUDE MOLD FLASH.
2. MOLD FLASH OR PROTRUSIONS NOT TO EXCEED 0.15mm (.006").
3. LEADS TO BE COPLANAR WITHIN 0.10mm (.004").
4. CONTROLLING DIMENSION: MILLIMETERS.
5. MEETS JEDEC MS012.
6. N = NUMBER OF PINS.

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	0.053	0.069	1.35	1.75
A1	0.004	0.010	0.10	0.25
B	0.014	0.019	0.35	0.49
C	0.007	0.010	0.19	0.25
e	0.050 BSC		1.27 BSC	
E	0.150	0.157	3.80	4.00
H	0.228	0.244	5.80	6.20
L	0.016	0.050	0.40	1.27

VARIATIONS:

DIM	INCHES		MILLIMETERS		N	MS012
	MIN	MAX	MIN	MAX		
D	0.189	0.197	4.80	5.00	8	AA
D	0.337	0.344	8.55	8.75	14	AB
D	0.386	0.394	9.80	10.00	16	AC


**DALLAS SEMICONDUCTOR** **MAXIM**  
 PROPRIETARY INFORMATION  
 TITLE: PACKAGE OUTLINE, .150" SOIC  
 APPROVAL: \_\_\_\_\_ DOCUMENT CONTROL NO. 21-0041 REV. B 1/1

SOICN .EPS

# +3V Voltage Monitoring, Low-Cost $\mu$ P Supervisory Circuits

## Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to [www.maxim-ic.com/packages](http://www.maxim-ic.com/packages).)



PDIPN/EP5

**MAX706P/R/S/T, MAX706AP/AR/AS/AT, MAX708R/S/T**



PACKAGE FAMILY OUTLINE: PDIP .300"  $\frac{1}{1}$

21-0043 D  
DOCUMENT CONTROL NUMBER REV

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

**Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600** 15