## DIGITAL TUNING SYSTEM

## DESCRIPTION

The SC9318-033 is a single-chip digital tuning system optimum for portable sets such as headphone radio, etc... 5-band of FM/MW/LW/TV/SW are provided compatibly with worldwide destinations.

## FEATURE

Tuning function:

- Manual tuning (up/down)
- Direct tuning
- Seek tuning

Memory function:

- FM/MW/LW or TV/SW/WB each band 10 stations

Clock function:

- Dual clock function
- 12/24H clock
- Sleep timer function
- Alarm timer function


ORDERING INFORMATION

| Device | Package |
| :---: | :---: |
| SC9318FA | LQFP-64-10×10-0.5 |
| SC9318FB | LQFP-64-12×12-0.65 |

Other function:
Battery check input
$\qquad$

## PIN CONFIGURATION



## BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATING

| Characteristic | Symbol | Value | Unit |
| :--- | :---: | :---: | :---: |
| Supply Voltage | VDD | 1.3 | V |
| Input Voltage | VIN | $-0.3 \sim$ VDD +0.3 | V |
| Power Dissipation | PD | 100 | mW |
| Operating Temperature | Topr | $-10 \sim 60$ | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature | Tstg | $-55 \sim 125$ | ${ }^{\circ} \mathrm{C}$ |

ELECTRICAL CHARACTERISTICS $\left(\operatorname{Tamb}=25^{\circ} \mathrm{C}, \mathrm{VDD}=3.0 \mathrm{~V}\right.$, unless otherwise specified)

| Characteristic | Symbol | Test Condition | MIN | TYP | MAX | Unit |
| :--- | :---: | :--- | :---: | :---: | :---: | :---: |
| Range of Operating <br> Supply Voltage | VDD | $*$ | 1.8 | 3.0 | 3.6 | V |
| Range of Memory <br> Retention Voltage | VHD | * Crystal oscillation stopped (CKSTP <br> instruction executed) | 1.0 | -- | 3.6 | mA |


| Characteristic | Symbol | Test Condition |  | MIN | TYP | MAX | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operating Current | IDD1 | Under ordinary operation and PLL on operation, on output load FMIN=230MHz input | VDD=3V | -- | 7.0 | 12 |  |
|  |  | Under ordinary operation and PLL on operation, no output load FMIN=130MHz input |  | -- | 6.0 | 10 | $\mu \mathrm{A}$ |
|  | IDD2 | Under CPU operation only (PLL off, display turned on) |  | -- | 40 | 80 |  |
|  | IDD3 | Soft wait mode (crystal oscillator, display circuit operating, CPU stopped, PLL off) |  | -- | 25 | 50 |  |
|  | IDD4 | Hard wait mode (crystal operating only) | oscillator | -- | 15 | 30 |  |
| Memory Retention Current | IHD | Crystal oscillation stopped (CKSTP instruction executed) |  | -- | 0.1 | 10 |  |
| Crystal Oscillation Frequency | fXT | * |  | -- | 75 | -- | kHz |
| Crystal Oscillation Startup Time | tST | Crystal oscillation $\mathrm{fXT}=75 \mathrm{kHz}$ |  | -- | -- | 1.0 | s |
| Voltage Doubler Circuit |  |  |  |  |  |  |  |
| Voltage Doubler Reference Voltage | VEE | GND reference (VEE) |  | 1.3 | 1.5 | 1.7 | V |
| Constant Voltage Temperature Characteristics | DV | GND reference (VEE) |  | -- | -5 | -- | $\begin{gathered} \mathrm{mV} /{ }^{\circ} \\ \mathrm{C} \end{gathered}$ |
| Voltage Doubler Boosting Voltage | VLCD | GND reference (VLCD) |  | 2.6 | 3.0 | 3.4 | V |
| Operating frequency ranges for programmable counter and IF counter |  |  |  |  |  |  |  |
| FMIN (VHF Mode) | fVHF | Sine wave input when VIN $=0.2 \mathrm{Vp}$-p |  | 50 | $\sim$ | 230 |  |
| FMIN (FM Mode) | fFM | Sine wave input when VIN $=0.2 \mathrm{Vp}-\mathrm{p}$ |  | 40 | $\sim$ | 130 |  |
| AMIN (HF Mode) | fHL | Sine wave input when $\mathrm{VIN}=0.2 \mathrm{Vp}-\mathrm{p}$ |  | 1 | $\sim$ | 45 | MHz |
| AMIN (LF Mode) | fLF | Sine wave input when VIN $=0.2 \mathrm{Vp}$-p |  | 0.5 | $\sim$ | 12 |  |
| IFIN | fiF | Sine wave input when VIN $=0.2 \mathrm{Vp}-\mathrm{p}$ |  | 0.35 | $\sim$ | 12 |  |
| Input Amplitude | VIN | FMIN, AMIN, IFIN input |  | 0.2 | $\sim$ | $\begin{aligned} & \text { VDD } \\ & -0.8 \\ & \hline \end{aligned}$ | Vp-p |

Silan
Semiconductors
(Continued)

| Characteristic |  | Symbol | Test Condition | MIN | TYP | MAX | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LCD common output/segment output (COM1~COM3, S1~S23) |  |  |  |  |  |  |  |
| Output Current | "H" Level | IOH 1 | VLCD $=3 \mathrm{~V}, \mathrm{VOH}=2.7 \mathrm{~V}$ | -0.5 | -1.0 | -- | mA |
|  | "L" Level | IOL1 | $\mathrm{VLCD}=3 \mathrm{~V}, \mathrm{VOH}=0.3 \mathrm{~V}$ | 0.5 | 1.0 | -- |  |
| Output Voltage 1/2 Level |  | VBS | No load | 1.3 | 1.5 | 1.7 | V |
| HOLD input port |  |  |  |  |  |  |  |
| In put Leak Current |  | ILI | $\mathrm{VIH}=3.0 \mathrm{~V}, \mathrm{VIL}=0 \mathrm{~V}$ | -- | -- | $\pm 1.0$ | $\mu \mathrm{A}$ |
| Input <br> Voltage | "H" Level | VIH1 | -- | 2.4 | $\sim$ | 3.0 | V |
|  | "L" Level | VIL1 | -- | 0 | $\sim$ | 1.2 |  |
| A/D (N) converter (A/DIN2, DC-REF) |  |  |  |  |  |  |  |
| Analog Input Voltage Range |  | VAD | ADIN1, ADIN2 | 0 | $\sim$ | VDD | V |
| Analog Reference Voltage Range |  | VRef | DC-REF, VDD $=2.0 \sim 3.6 \mathrm{~V}$ | 1.0 | $\sim$ | $\begin{aligned} & \hline \text { VDD } \\ & \times 0.9 \end{aligned}$ | V |
| Resolution |  | VRES | -- | -- | 6.0 | -- | bit |
| Conversion Total Error |  | -- | $\mathrm{V} D \mathrm{D}=2.0 \sim 3.6 \mathrm{~V}$ | -- | $\pm 1.0$ | $\pm 4.0$ | LSB |
| Analog Input Leak |  | ILI | $\mathrm{VIH}=3.0 \mathrm{~V}, \mathrm{VIL}=0 \mathrm{~V}$ <br> (ADIN1, ADIN2, DC-REF) | -- | -- | $\pm 1.0$ | $\mu \mathrm{A}$ |
| KEY input port (K0~K3) |  |  |  |  |  |  |  |
| N-ch/P-ch Input <br> Resistance |  | RIN1 | -- | 75 | 150 | 300 | $\mathrm{k} \Omega$ |
| Input <br> Voltage | "H" Level | VIH2 | When input with pull-down resistance | 1.8 | $\sim$ | 3.0 | V |
|  | "L" Level | VIL2 | When input with pull-down resistance | 0 | $\sim$ | 0.3 |  |
| Input <br> Voltage | "H" Level | VIH3 | When input with pull-up resistance | 2.7 | $\sim$ | 3.0 | V |
|  | "L" Level | VIL3 | When input with pull-up resistance | 0 | $\sim$ | 1.2 |  |
| Input Leak Current |  | ILI | When input resistance off, $\mathrm{VIH}=3.0 \mathrm{~V}$, $\mathrm{VIL}=0 \mathrm{~V}$ | -- | -- | $\pm 1.0$ | $\mu \mathrm{A}$ |
| Timing output port (TO~T5) |  |  |  |  |  |  |  |
| Output <br> Current | "H" Level | IOH 1 | $\mathrm{VOH}=2.7 \mathrm{~V}$ | -0.5 | -1.0 | -- | mA |
|  | "L" Level | IOL1 | VOL=0.3V,Use LCD key-return mode | 0.5 | 1.0 | -- |  |
| N-ch Load Resistance |  | ITL | No used LCD key-return mode | 75 | 150 | 300 | $\mathrm{k} \Omega$ |

$\qquad$

| (Continued) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Characteristic |  | Symbol | Test Condition | MIN | TYP | MAX | Unit |
| DO1/OT, DO2 output; MUTE output |  |  |  |  |  |  |  |
| Output <br> Current | " H " Level | IOH1 | $\mathrm{VOH}=2.7 \mathrm{~V}$ | -0.5 | -1.0 | -- | mA |
|  | "L" Level | IOL1 | $\mathrm{VOL}=0.3 \mathrm{~V}$ | 0.5 | 1.0 | -- |  |
| Output Off Leak Current |  | ITL | $\begin{aligned} & \text { VTLH=3.0V, VTLL=0V } \\ & \text { (DO1, DO2) } \end{aligned}$ | -- | -- | $\pm 100$ | nA |
| General-purpose l/O ports (P1-0~P3-1) |  |  |  |  |  |  |  |
| Output <br> Current | "H" Level | IOH 1 | $\mathrm{VOH}=2.7 \mathrm{~V}$ | -0.5 | -1.0 | -- | mA |
|  | "L" Level | IOL1 | $\mathrm{VOL}=0.3 \mathrm{~V}$ | 0.5 | 1.0 | -- |  |
| Input Leak Current |  | ILI | $\mathrm{VIH}=3.0 \mathrm{~V}, \mathrm{VIL}=0 \mathrm{~V}$ | -- | -- | $\pm 1.0$ | $\mu \mathrm{A}$ |
| Input <br> Voltage | "H" Level | VIH4 | -- | 2.4 | $\sim$ | 3.0 | V |
|  | "L" Level | VIL4 | -- | 0 | $\sim$ | 0.6 |  |
| IN, $\overline{\text { RESET }}$ input port |  |  |  |  |  |  |  |
| Input Leak Current |  | ILI | $\mathrm{V}_{\mathrm{IH}}=3.0 \mathrm{~V}, \mathrm{VIL}=0 \mathrm{~V}$ | -- | -- | $\pm 1.0$ | $\mu \mathrm{A}$ |
| Input <br> Voltage | "H" Level | VIH4 | -- | 2.4 | $\sim$ | 3.0 | V |
|  | "L" Level | VIL4 | -- | 0 | $\sim$ | 0.6 |  |
| Others |  |  |  |  |  |  |  |
| Input Pull-Down Resistance |  | RIN2 | (TEST) | 25 | 50 | 100 | $\mathrm{k} \Omega$ |
| Xin Amp Feedback Resistance |  | Rfxt | (XIN-XOUT) | -- | 20 | -- | $\mathrm{M} \Omega$ |
| Xout Output <br> Resistance |  | Rout | (XOUT) | -- | 3 | -- | $\mathrm{k} \Omega$ |
| Input Amp Feedback <br> Resistance |  | Rfin1 | (FMIN, AMIN) | 150 | 300 | 600 | $\mathrm{k} \Omega$ |
|  |  | Rfin2 | (IFIN) | 500 | 1000 | 2000 |  |
| Voltage Used to Detect Supply Voltage Drop |  | VSTP | VDD | 1.3 | 1.5 | 1.6 | V |
| Supply Voltage Drop <br> Detection <br> Temperature <br> Characteristics |  | DS | VDD | -- | -2 | -- | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ |

PIN DESCRIPTION

| Pin <br> No. | Symbol | Pin Name | Internal Connection | Description |
| :---: | :---: | :---: | :---: | :---: |
| 1 | COM1 | LCD common output |  | Output common signal to the LCD panel. Through a matrix with pins S1~S23, a maximum of 69 segments can be displayed. Three levels, VLCD, VEE, and GND, are output at 83 Hz every 2 ms . VEE is output after SYSTEM RESET and CLOCK STOP are released, and a common signal is output after the DISP OFF bit is set to " 0 ". |
| 2 | COM2 |  |  |  |
| 3 | COM3 |  |  |  |
| 4~18 | S1~S15 | LCD segment output | 亿 VLCD | Segment signal output pins for the LCD panel. Together with COM1, COM2, and COM3, a matrix is formed that can display a maximum of |
| 19~26 | S16/KR7 <br> S23/KR0 | LCD segment output/Key return timing output |  | S16/KR7~S23/KR0 are output on a time division basis. $4 \times 8=32$ key matrix can be created in conjunction with key input ports K0~K3. |
| 27~30 | K0~K3 | Key input ports |  | 4 bit input ports for key matrix input. Combined in a matrix with key return timing outputs the LCD segment pins, data from a maximum of 4X8=32 keys can be input and pins are pulled up. On the key setting output pin, data from $4 \times 6=24$ keys can be input and pins are pulled down. The WAIT mode is released when high level is applied to key input ports set to pulldown. |
| 31~36 | T0~T5 | Key return timing output port |  | These ports output the timing signal for key matrix. To form the key matrix, load resistance has been built-in the N -channel side. When the key matrix combined with push-key that does not need a key matrix diode. |

(To be continued)
$\qquad$

| Continu |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Pin <br> No. | Symbol | Pin Name | Internal Connection | Description |
| 37~40 | $\begin{gathered} \mathrm{P} 1-0 \\ \sim \\ \mathrm{P} 1-3 \end{gathered}$ | I/O port 1 |  | The input and output of these 4 bit I/O ports can be programmed in 1 bit units. By altering the input to I/O ports set to input, the CLOCK STOP and WAIT modes can be released, and the MUTE bit of the MUTE pin can be set to "1". |
| 41~44 | P2-0 <br> P2-1/ <br> ADIN1 <br> P2-2/ <br> ADIN2 <br> P2-3/ <br> DC-REF | I/O port 2 <br> IAD analog voltage input IAD analog voltage input /Reference voltage input |  | 4 bit I/O ports. <br> Input and output may be programmed in 1 bit units. Pins P2-1 through P2-2 can also be used for analog input to the built-in 6 bit, 2-channel A/D converter. <br> Conversion time of the built-in A/D converter using the successive comparison method is $280 \mu \mathrm{~s}$. The necessary pin can be programmed to A/D analog input in 1 bit units, and P2-3 can be set to the reference voltage input. Internal power supply (VDD) or constant voltage (VEE) can be used as the reference voltage. In addition, constant voltage (VEE) can be input to the A/D analog input so battery voltage, etc., can be easily detected. The reference voltage input, for which a built-in operational amp is used, has high impedance. <br> The A/D converter, and their control are all executed by program. |
| 45~46 | $\begin{aligned} & \text { P3-0 } \\ & \text { P3-1/ } \\ & \text { BUZR } \end{aligned}$ | I/O port 3 /Buzzer output |  | 2 bit l/O ports, whose input/output can be programmed in 1 bit units. <br> The P3-1 pin also functions as the output for the built-in buzzer circuit. The buzzer sound can be output in 254 different tones between 18.75 kHz and 147 Hz , and at a duty of $50 \%$. <br> The buzzer output, and all associated controls can be programmed. |

(To be continued)
(Continued)

| Pin No. | Symbol | Pin Name | Internal Connection | Description |
| :---: | :---: | :---: | :---: | :---: |
| 47 | MUTE | Muting output port |  | 1 bit output port. Normally, this port is used for muting control signal output. This pin can set the internal MUTE bit to "1" according to a change in the input of I/O port 1 . MUTE bit output logic can be changed; PLL phase difference can also be output using this pin. |
| 49 | HOLD | HOLD mode control input |  | Input pin for request/release HOLD mode. Normally, this pin is used to input radio mode selection signals or battery detection signals. HOLD mode includes CLOCK STOP mode (stops crystal oscillation) and WAIT mode (halts CPU). Setting is implemented with the CKSTP instruction or the WAIT instruction. When the CKSTP instruction is executed, request/release of the HOLD mode depends on the internal MODE bit. If the MODE bit is " 0 " (MODE-0), executing the CKSTP instruction while the HOLD pin is at low level stops the clock generator and the CPU and changes to memory back-up mode. If the MODE bit is " 1 " (MODE-1), executing the CKSTP instruction enters memory back-up mode regardless of the level of the HOLD pin. Memory back-up is release when the HOLD pin goes high in MODE-0, or when the level of the HOLD pin low in MODE-1. <br> When memory back-up mode is entered by executing a WAIT instruction, any change in the HOLD pin input releases the mode. <br> In memory back-up mode, current consumption is low (below $10 \mu \mathrm{~A}$ ), and all the output pins (e.g., display output, output ports) are automatically set to low level. |

(To be continued)
(Continued)

| (Continued) |
| :--- |
| Pin <br> No. Symbol Pin Name Internal <br> Connection Description |
| 48 |
| TEST |
| TEST mode |
| control input |

(To be continued)
$\qquad$
(Continued)

| Pin <br> No. | Symbol | Pin Name | Internal Connection | Description |
| :---: | :---: | :---: | :---: | :---: |
| 56 | VDD | Power-supply |  | Pins to which power is applied. <br> Normally, VDD=1.8~3.6V (3.0V Typ.) is applied. In back-up mode (when CKSTP instructions are being executed), voltage can be lowered to 1.0 V . If voltage falls below 1.5 V while the CPU is operating, the CPU stops to prevent malfunction (STOP mode). When the voltage rises above 1.5 V , the CPU restarts. <br> STOP mode can be detected by checking the STOP F/F bit. If necessary, execute initialization or adjust clock by program. |
| 53 | GND | pins |  | When detecting or preventing CPU malfunctions using an external circuit, STOP mode can be invalidated and rendered nonoperative by program. In that case, all four bits of the internal TEST port should be set to " 1 ". If more than 1.8 V is applied when the pin voltage is 0 , the device's system is reset and the program starts from address " 0 ". (power on reset).(Note) <br> To operate the power on reset, the power supply should start up in 10~100ms. |
| 54 | FMIN | FM programmabl <br> e counter input |  | Programmable counter input pin for FM, VHF band. <br> The $1 / 2+$ pulse swallow system (VHF mode) and the pulse swallow system (FM mode) are selectable freely by program. At the VHF mode, local oscillation output (VCO output) of $50 \sim 230 \mathrm{MHz}$ ( $0.2 \mathrm{VP}-\mathrm{P}(\mathrm{Min})$ ) is input and FM mode, $40 \sim 130 \mathrm{MHz}(0.2 \mathrm{VP}-\mathrm{P}$ (Min)) is input. A built-in input amp and $C$ coupling allow operation at low-level input. (Note) when in the PLL OFF mode or when set to AMIN input, the input is pulled down. |

(Continued)

| Pin No. | Symbol | Pin Name | Internal Connection | Description |
| :---: | :---: | :---: | :---: | :---: |
| 55 | AMIN | AM local oscillator signal input |  | Programmable counter input pin for AM band. The pulse swallow system (HF mode) and direct dividing system (LF mode) are freely selectable by program. At the HF mode, local oscillation output (VCO output) of $1 \sim 45 \mathrm{MHz}$ (0.2VP-P(Min)) is input and LF mode, $0.5 \sim 12 \mathrm{MHz}(0.2 \mathrm{VP}-\mathrm{P}(\mathrm{Min}))$ is input. <br> Built-in input amp operates with low-level input using a C coupling. <br> (Note) When in PLL OFF mode or when set to FMIN input, the input is pulled down. |
| 57 | RESET | Reset input |  | Input pin for system reset signals. <br> RESET takes place while at low level; at high level, the program starts from address"0". <br> Normally, if more than 1.8 V is supplied to VDD when the voltage is 0 , the system is reset (Power on reset). <br> Accordingly, this pin should be set to high level during operation. |
| 58 | XOUT |  | Rout | Crystal oscillator pins. |
| 59 | XIN |  |  | A reference 75 kHz crystal oscillator is |
| 60 | VXT | Crystal oscillator pins |  | oscillator stops oscillating during CKSTP instruction execution. <br> The VXT pin is the power supply for the crystal oscillator. A stabilizing capacitor ( $0.47 \mu \mathrm{~F}$ Typ.) is connected. |

(To be continued)
(Continued)

| Pin <br> No. | Symbol | Pin Name | Internal Connection | Description |
| :---: | :---: | :---: | :---: | :---: |
| 61 | VLCD | Voltage <br> double boosting pin | $\bigcirc \mathrm{VLCD}$ | Voltage doubler boosting pin for driving the LCD. <br> A capacitor ( $0.1 \mu \mathrm{~F}$ Typ.) is connected to boost the voltage. <br> The VLCD pin outputs voltage (3.0V), which has |
| 62 | C1 |  |  | 1.5 V ) using the capacitors connected between C 1 and C 2 . That potential is supplied to the LCD drivers. If the internal VLCD OFF bit is set to " 1 " by program, an external power supply |
| 63 | C2 |  |  | At this time, the VLCD/2 potential, whose VLCD voltage is divided using registers, is output from the C2 pin. |
| 64 | VEE | Constant voltage supply pin | -- | 1.5 V constant voltage supply pin for driving the LCD. <br> A stabilizing capacitor $(0.1 \mu \mathrm{~F}$ Typ.) is connected. This is a reference voltage for the A/D converter, key input, and the LCD common output's bias potential. |

Note: 1 . When the device is reset (voltage higher than 1.8 V , or when RESET $=l o w \rightarrow$ high), I/O ports are set to input,
the pins for I/O ports and additional functions (e.g., A/D converter) are set to I/O port input pins, while the IFIN/IN pins become IF input pins.
2. When in PLL OFF mode (when the three bits in the internal reference ports all show "1"), the IFIN and FMIN, AMIN pins are pulled down, and DO1 And DO2 are at high impedance.
3. When in CLOCK STOP mode (during execution of CKSTP instruction), the output port and the LCD output pins are all at low level, while the constant voltage circuit (VEE), the voltage doubler circuit (VLCD), and the power supply for the crystal oscillator (VXT) are all off.
4. When the device is being reset, the contents of the output ports and internal ports are undefined and initialization by program is necessary.

FUNCTIONAL DESCRIPTION
RECEIVING BAND

| Area | Band | Code |  | Receiving range | Step$(\mathrm{Hz})$ | Fref. <br> (Hz) | IF(Hz) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | A1 | A0 |  |  |  |  |
| $\begin{aligned} & \text { U.S.A. } \\ & \text { *1 } \end{aligned}$ | FM | 0 | 0 | 87.5~108.0M | 50/200k | 25k | 10.7M |
|  |  |  |  | 522~1620k | 9k | 3k | 450k |
|  |  |  |  | 520~1710k | 10k | 5k |  |
|  | TV |  |  | 2~13ch | 1ch | 25k |  |
|  | WB |  |  | 162.400~162.550M | 25k | 12.5k |  |
| General | FM | 0 | 1 | 87.5~108.0M | 50/100k | 25k | 10.7M |
|  |  |  |  | 522~1620k | 9k | 3k | 450k |
|  |  |  |  | 520~1620k | 10k | 5k |  |
|  | LW |  |  | 144~281k | 1k | 1k |  |
| Europe east/Europe *2 |  | 1 | 0 | 65.0~74.0M | 50k | 25k | 10.7M |
|  |  |  |  | 87.5~108.0M | 50k | 25k | 10.7M |
|  |  |  |  | 531~1611k | 9k | 3k | 450k |
|  |  |  |  | 530~1610k | 10k | 5k |  |
|  | LW |  |  | 144~281k | 1k | 1k |  |
| Japan <br> *3 |  | 1 | 1 | 76.0~108.0M | 100k | 25k | -10.7M |
|  | FM |  |  | 76.0~90.0M | 100k | 25k | -10.7M |
|  |  |  |  | 76.0~3ch | 100k | 25k | -10.7M |
|  |  |  |  | 522~1629k | 9k | 3k | 450k |
|  |  |  |  | 520~1620k | 10k | 5k |  |
|  | TV |  |  | 1~12ch | 1ch | 25k | -10.7M |
|  |  | SW1 | SW0 |  |  |  |  |
|  | SW | 0 | 1 | 5.95~15.6 | 5k | 5k | 450k |
|  |  | 0 | 1 | 3.8~12.5 |  |  |  |

Note: *1. If step is 200 kHz . Range is $87.5 \sim 108.1 \mathrm{MHZ}$
*2. The frequency range of FM in Europe area is according to FM step jumper.
*3. The frequency range of FM in Japan area is according to FM step and LW/TV enable jumper.
$\qquad$

| KEY MATRIX |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | K0 | K1 | K2 | K3 |
| T0 | A0 * | A1 * | SW0 * | SW1 * |
| T1 | LW/TV * <br> Enable | WB* <br> Enable | FM step * | MW step * |
| T2 | IF count * <br> Enable | 1/8 IF * | POWER KEY *enable | BAND * OUT |
| T3 | CLOCK * disable | DUAL * disable | $\begin{gathered} \text { CLOCK * } \\ \text { 12/24 H } \end{gathered}$ | $+5 K E Y \text { * }$ <br> enable |
| T4 | BAND/DUAL | MEMORYI CK ADJ | UP/ HOUR | DOWN/ MIN |
| T5 | Minc | Mdec | ALARM | SLEEP |

(*: Diode jumper)

KEY MATRIX (AD in1 and AD in2)

| AD1 | AD2 |
| :---: | :---: |
| 1 | 7 |
| 2 | 8 |
| 3 | 9 |
| 4 | 0 |
| 5 | FM |
| $6 /+5$ | AM |

KEY MATRIX EXPLANATION OF FUNCTION

| Symbol |  |
| :--- | :--- |
| $0 \sim 9$ | Calling and writing preset memory. |
| +5 | Indirect tuning mode, used for input frequency |
| AM | Indirect tuning mode. Changing direct tuning mode of each band. |
| FM | When the key pushing again, mode is released. |
| BAND/DUAL | The receiving band is changed. |


| (Continued) |
| :--- |
| Symbol  <br> MEMORY/ The writing preset memory in frequency display. <br> CK ADJ The clock adjustment in clock display. <br> UP/ HOUR The receiving frequency is up. <br> The hour of time is up in clock adjustment mode. <br> DOWN/ <br> MIN The receiving frequency is down. <br> The minute of time is up in clock adjustment mode. <br> Minc <br> Mdec In calling and writing preset memory, select of channel. <br> ALARM The alarm function is on/off <br> SLEEP The sleep function is on/off |

## DIODE MATRIX

EXPLANATION OF FUNCTION

| Symbol |  |  | Explanation of fu |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Setting a |  |  |  |
|  | A1 | A0 | ARAE |  |
| A0 | 0 | 0 | U.S.A |  |
| A1 | 0 | 1 | General |  |
|  | 1 | 0 | Europe/ E-Europe |  |
|  | 1 | 1 | Japan |  |
|  | Setting o | ceivin | nd of SW |  |
|  | SW1 | SWO | Receiving band ( MHz ) | Note |
| SW0 | 0 | 0 | No SW |  |
| SW1 | 0 | 1 | 5.95~15.6 | SWA |
|  | 1 | 0 | 3.80~12.50 | SWB |
| LW/TV <br> Enable | Setting of LW/TV band |  |  |  |
|  | The with diode: TV enable (Japan, U.S.A) |  |  |  |
|  | The with diode: LW enable (other) |  |  |  |
|  | The without diode: TV disable (Japan, U.S.A) |  |  |  |

(To be continued)
$\qquad$

| (Continued) |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Symbol | Explanation of function |  |  |  |
| WB enable | Setting of WB band <br> The with diode: WB enable <br> The without diode: WB disable |  |  |  |
| FM STEP | Setting of FM step |  |  |  |
|  | FM step | Step | FM receiving fre |  |
|  | 0 | 200 kHz | 87.5~108.0 |  |
|  | 1 | 50 kHz | 87.5~108.0 |  |
|  | General area |  |  |  |
|  | FM step | Step | FM receiving frequency |  |
|  | 0 | 100 kHz | 87.5~108.0M |  |
|  | 1 | 50 kHz | 87.5~108.0M |  |
|  | Europe area |  |  |  |
|  | FM step | Step | FM receiving frequency |  |
|  | 0 | 50 kHz | $\begin{gathered} 65.0 \sim 74.0 \mathrm{M} \\ 87.5 \sim 108.0 \mathrm{M} \\ \hline \end{gathered}$ |  |
|  | 1 | 50 kHz | 87.5~108.0M |  |
|  | Japan area (step $=100 \mathrm{kHz}$ ) |  |  |  |
|  | FM step | LW/TVena | FM receiving frequency | TV receiving frequency |
|  | 0 | 0 | 76.0~108.0M | -- |
|  | 0 | 1 | 76.0~108.0M | 1~12ch |
|  | 1 | 0 | 76.0~3ch | -- |
|  | 1 | 1 | 76.0~90.0M | 1~12ch |
| MW STEP | Setting of MW <br> The with d The withou | ep <br> MW 10kHz st <br> de: MW 9kHz |  |  |
| IF count Enable | Setting of the <br> The with d The withou | count detectio <br> : IF count dete <br> de: SD input d | n <br> ction |  |
| 1/8 IF | Setting of IF <br> The with d <br> The withou | nter input <br> IF 1/8 input <br> de: IF direct in |  |  |

(To be continued)
$\qquad$

| (Continued) |  |
| :---: | :---: |
| Symbol | Explanation of function |
| POWER <br> KEY <br> enable | Setting of power key <br> The with diode: tact key <br> The without diode: slide key |
| BAND OUT | Setting of BAND IN/OUT <br> The with diode: BAND OUT The without diode: BAND IN |
| CLOCK disable | Setting of clock function <br> The with diode: clock disable <br> The without diode: clock enable |
| Dual disable | Setting of dual clock function <br> The with diode: dual clock disable The without diode: dual clock enable |
| $\begin{aligned} & \text { CLOCK } \\ & 12 / 24 \mathrm{H} \end{aligned}$ | Setting of clock function <br> The with diode: 24 H CLOCK <br> The without diode: 12 CLOCK |
| $\begin{aligned} & +5 \mathrm{KEY} \\ & \text { enable } \end{aligned}$ | Setting of +5 key <br> The with diode: +5 key enable <br> The without diode: +5 key disable |

I/O MAP

| Port | Pin | Name | I/O | Function | Active | Init | Case of <br> Not use |
| :--- | :---: | :--- | :---: | :--- | :---: | :---: | :---: |
| DO1/OT | 51 | POOWER out | O | Power output | H | L | Open |
| IN | 50 | IF IN/SDIN | I | IF count input/SD input | -- | -- | -- |
| HOLD | 48 | BATTERY | I | Battery input L: back up, <br> H: normal | H | -- | GND |
| MUTE | 47 | MUTE | O | MUTE output | H | H | Open |
| P3-1 | 46 | BUZR | O | BUZR output | -- | -- | Open |
| P3-0 | 45 | BATTERY <br> INDICATOR | I | Battery indicator input <br> L: battery mark flashing H: no <br> mark | H | -- | VDD |
| P2-3 | 44 | STEREO | I | Stero input L: mono H: stereo | H | -- | GND |
| P2-2 | 43 | ADIN2 | I | Key AD input | -- | -- | VDD |

(To be continued)
$\qquad$

| Port | Pin | Name | 1/0 | Function | Active | Init | Case of Not use |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| P2-1 | 42 | ADIN1 | 1 | Key AD input | -- | -- | VDD |
| P2-0 | 41 | B2/TVout | 0 | Refer to another sheet. | -- | -- | -- |
| P1-3 | 40 | BAND1 | I/O |  | -- | -- | -- |
| P1-2 | 39 | BAND0 | I/O |  | -- | -- | -- |
| P1-1 | 38 | LOCK | 1 | Key lock input L: unclock H: lock | H | -- | GND |
| P1-0 | 37 | POWER in | 1 | Power input/ power key | -- | -- | -- |
| T5 | 36 | T5 | 0 | Key timing output | H | L | Open |
| T4 | 35 | T4 | 0 | Key timing output | H | L | Open |
| T3 | 34 | T3 | 0 | Key timing output | H | L | Open |
| T2 | 33 | T2 | 0 | Key timing output | H | L | Open |
| T1 | 32 | T1 | 0 | Key timing output | H | L | Open |
| T0 | 31 | T0 | 0 | Key timing output | H | L | Open |

LCD MAP

| Symbol | Pin no. | Segment name |  |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | COM1 | COM2 | COM3 |  |
| S1 | 4 | FM | MW | ALARM | FM: FM band MW: MW band ALARM: alarm mark |
| $\begin{aligned} & \text { S2 } \\ & \text { S3 } \end{aligned}$ | $\begin{aligned} & 5 \\ & 6 \end{aligned}$ | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | $\begin{gathered} \text { SW } \\ \text { TV } \end{gathered}$ | $\begin{aligned} & \text { LW } \\ & \text { PM } \end{aligned}$ | SW, 1, 2: SW band TV: TV band PM: PM (clock) |
| $\begin{aligned} & \mathrm{S} 4 \\ & \mathrm{~S} 5 \end{aligned}$ | $\begin{aligned} & 7 \\ & 8 \end{aligned}$ | $\begin{aligned} & 1 a^{\prime} \\ & 1 \mathrm{c} \end{aligned}$ | $\begin{gathered} \text { AM } \\ 1 \mathrm{~b} \end{gathered}$ | SLEEP <br> Colon | AM: AM (clock) <br> SLEEP: sleep mark <br> 1a, 1c, 1b: $\underline{21.885}$ <br> colon: (clock) |
| $\begin{aligned} & \mathrm{S} 6 \\ & \text { S7 } \\ & \text { S8 } \end{aligned}$ | $\begin{gathered} 9 \\ 10 \\ 11 \end{gathered}$ | $\begin{aligned} & 2 e \\ & 2 \mathrm{c} \end{aligned}$ <br> SWdot | $\begin{aligned} & 2 f \\ & 2 g \\ & 2 \mathrm{c} \end{aligned}$ | $\begin{aligned} & \text { ST } \\ & 2 a \\ & 2 b \end{aligned}$ | $\text { 2a-g: } 21.885$ <br> ST: stereo mark <br> SWdot: 21_855 |

(To be continued)
(Continued)

| Symbol | Pin no. | Segment name |  |  | Function |
| :---: | :---: | :---: | :---: | :---: | :--- |
|  |  | COM1 | COM2 | COM3 |  |
| S9 | 12 | 3 e | 3 f | LOCK | 3a-g: 107.95 |
| S10 | 13 | 3 d | 3 g | 3a <br> S11 | 14 |



When BAND OUT is selected

|  |  | OUT |  | OUT |
| :--- | :---: | :---: | :---: | :---: |
| OUT |  |  |  |  |
| FM | B0 | B1 | B2 |  |
| SW | L | L | L |  |
| MW | H | H | L |  |
| LW | H | L | L |  |
| WB | L | H | L |  |
|  | 2-6ch | L | H | H |
|  | 7-13ch | L | L | L |
| TV JPN | 1-3ch | L | L | L |
|  | 4-12ch | L | L | H |

When BAND IN is selected
With LW/TV enable diode jumper

| USA/JPN |  | IN | IN | OUT |
| :---: | :---: | :---: | :---: | :---: |
|  |  | B0 | B1 | TVout |
| FM |  | L | L | L |
| MW |  | H | L | L |
| WB |  | L | H | H |
| TV USA | 2-6ch | H | H | L |
|  | 7-13ch | H | H | H |
| TV JPN | 1-3ch | H | H | L |
|  | 4-12ch | H | H | H |

When TV is enable, SW can not be selected

## Without LW/TV enable diode jumper

|  | IN |  | IN |  | OUT |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  | B0 | B1 | TVout |  |  |
| FM | L | L | L |  |  |
| SW | H | H | L |  |  |
| MW | H | L | L |  |  |
| WB | L | H | H |  |  |


| EUR/GEN | IN | IN | OUT |
| :--- | :---: | :---: | :---: |
|  | B0 | B1 | TVout |
| FM | L | L | L |
| SW | H | H | L |
| MW | H | L | L |
| WB | L | H | L |

When LW is enable, WB can not be selected.

## BAND CHANGE

1.Principal function

The receiving band is changed
2. input ports and keys to be used

BAND key, BAND0 in/out, BAND1 in/out, BAND2/TV output, BAND OUT jumper.

## 3.Function

With BAND OUT jumper
a. The receiving band is changed cyclically pushing [BAND] key.
b. The receiving band is changed as shown below.
$\qquad$

2 band selection (SW0, SW1, LW/TVenable jumper,WBenable jumper $=0$ )


3 band selection (LW/TVenable jumper, WBenable jumper $=0$ )


3 band selection (SW0,SW1, WBenable jumper $=0$ )


4 band selection (WBenable jumper $=0$ )


In case of USA case

c. In case of +5 KEYenable jumper is off, when the AM key and $0 \sim 9$ key is used, frequency is setting direct.

But the frequency is outside, the "err" mark is flashed.

Without BAND OUT jumper:
a. The receiving band is changed by BANDO and BAND1 input.
b. The receiving band is changed as shown below

With LW/TV enable jumper

| USA/JPN |  | IN | IN | OUT |
| :---: | :---: | :---: | :---: | :---: |
|  |  | B0 | B1 | TVout |
| FM |  | L | L | L |
| MW |  | H | L | L |
| WB |  | L | H | H |
| TV USA | 2-6ch | H | H | L |
|  | 7-13ch | H | H | H |
| TV JPN | 1-3ch | H | H | L |
|  | 4-12ch | H | H | H |


| EUR/GEN | IN | OUT |  |
| :--- | :---: | :---: | :---: |
|  | B0 | B1 | TVout |
| FM | L | L | L |
| SW | H | H | L |
| MW | H | L | L |
| WB | L | H | L |

When LW is enable, WB can not be selected.

When TV is enable, SW cannot be selected.
WB is selected at USA area
$\qquad$ HANGZHOU SILAN MICROELECTRONICS JOINT-STOCK CO.,LTD
Rev: $1.0 \quad$ 2002-01-16

Without LW/TV enable jumper

| IN | IN |  | OUT |
| :---: | :---: | :---: | :---: |
|  | B0 | B1 | TVout |
| FM | L | L | L |
| SW | H | H | L |
| MW | H | L | L |
| WB | L | H | H |

WB is selected at USA area

## MANUAL TUNING/SEEK TUNING

1. Principal function

1 push/ 1 step and seek tuning.
2. Input ports and keys be used. UP key, DOWN key
3. Function
a. 1 push/ 1 step tuning by UP/DOWN key.
b. When UP/DOWN key is pushed for more than 500 ms , seek tuning is started.
c. The seek tuning is stopped. If IFcount-enable jumper is "ON", the stop signal specified is input on IF INPUT, else IFcount-enable jumper is "OFF", the stop signal specified is input on SD INPUT.
d. But seek tuning is not stopped even when a station was detected, in case UP/DOWN key is pushing continue.
e. The scan time is $200 \mathrm{~ms} /$ step in TV/WB band. In other bands, it is $100 \mathrm{~ms} /$ step.
f. The tuning method is the saw tooth wave form method, and when the receiving frequency rearch the band edge, if goes to the opposite side and the continuous tuning is hold for 500 ms . In case of meter band, refer explanation of the meter band.
g. When the LW band received, manual tuning is $1 \mathrm{kHz} /$ step, but seek tuning is $9 \mathrm{kHz} /$ step.
h. In case of used SD signal.

| SD |  | SD |  |  |
| :---: | :---: | :---: | :---: | :---: |
| AM $729 \mathrm{kHz} \longrightarrow$ Check $\longrightarrow$ NG $\longrightarrow 738 \mathrm{KHz} \longrightarrow$ Check $\longrightarrow$ OK stop |  |  |  |  |
| PLL Set | I | PLL Set | I |  |
| SD in | L |  | H |  |
|  | SD |  | SD |  |
| FM 79.9MHz | Check | 80.0 MHz | he | OK stop |
| PLL Set | I | PLL Set | 1 |  |
| SD in | L |  | H |  |



| Band | Wide |  |  | Narrow |  |  |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
|  | Range (Hz) | Gate time (ms) | Times | Range (Hz) | Gate time (ms) | Times |
|  | $10.7 \mathrm{M} \pm 80 \mathrm{k}$ | 4 | $1 / 1$ | $10.7 \mathrm{M} \pm 20 \mathrm{k}$ | 64 | $1 / 1$ |
| TV/WB | $10.7 \mathrm{M} \pm 80 \mathrm{k}$ | 4 | $1 / 1$ | $10.7 \mathrm{M} \pm 30 \mathrm{k}$ | 64 | $1 / 1$ |
| LW/MW/SW | $450 \pm 0.5 \mathrm{k}$ | 4 | $2 / 4$ |  |  |  |

## PRESET MEMORY

1. Principal function

Calling and writing in preset memory
2. Input ports and keys to be used.

0~9 keys, Minc key, Mdec key, MEMORY key, AM key, FM key, +5 KEYenable jumper.
3. Function
a. The each band have the fixed preset memory 10 ch .
b. The fixed preset memory is called when 0~9 was pushed.

Incase of +5 KEYenable jumper is set, the +5 key at first pushing is only flashing " +5 " mark. A preset memory number is fixed when $1 \sim 5$ key was pushed during " +5 " mark is flashed. If second pushing is nothing for 5 second, it canceled " +5 " mark flashing mode.
c. When the Minc key is pushed, the preset memory called next ch.

When the Mdec key is pushed, the preset memory is decrement.
d. In case of +5 KEYenable jumper is off, when the AM or FM key is used. Frequency is setting direct. AM or FM key push, changed the direct input mode, and frequency is setting by pushed $0 \sim 9$ key. If input frequency is inside. The frequency is received, but the frequency is outside, the "Err" mark is flashed, and canceled this mode.
e. The memory mode is set, when MEMORY key was pushed.
f. The memory mode is released automatically after 5 seconds.
g. The "MEMO" mark is flashed in the memory mode.
h. A receiving frequency is written in the fixed preset memory, when MEMORY key is pushed after 0~9 key was pushed in the memory mode.

In case of Minc or Mdec key is used. It is selected the each ch in the memory mode, and you pushed MEMORY key again.

## DIRECT TUNING

1. Principal function

Direct tuning
2. Input ports and keys be used.

FM, AM, 0~9 key, +5 KEYenable jumper
3. Function
a. In case of +5 KEYenable jumper is off, this function is enable.
$\qquad$
e.g. in case of FM 89.0 MHz
[FM] key push

[8] key push

[9] key push

[FM] key push

e.g. in case of FM 105.6 MHz
[FM] key push

[1] key push

[0] key push

[5] key push

[6] key push

[FM] key push




TRACKING DATA

## FM (unit: MHz)

|  | 1 ch | 2 ch | 3 ch | 4 ch | 5 ch |
| :--- | :---: | :---: | :---: | :---: | :---: |
| U.S.A | Lower | 90.1 | 98.1 | 106.1 | Upper |
| Gen. | Lower | 90.1 | 98.1 | 106.1 | Upper |
| Europe | Lower | 90.1 | 98.1 | 106.1 | Upper |
| Japan | Lower | 90.1 | 98.1 | 108.1 | Upper |

MW9k (unit: KHz)

|  | 1 ch | 2 ch | 3 ch | 4 ch | 5 ch |
| :--- | :---: | :---: | :---: | :---: | :---: |
| U.S.A | Lower | 612 | 999 | 1404 | Upper |
| Gen. | Lower | 612 | 999 | 1404 | Upper |
| Europe | Lower | 612 | 999 | 1404 | Upper |
| Japan | Lower | 612 | 999 | 1404 | Upper |

MW10k (unit:KHz)

|  | 1 ch | 2 ch | 3 ch | 4 ch | 5 ch |
| :--- | :---: | :---: | :---: | :---: | :---: |
| U.S.A | Lower | 610 | 1000 | 1400 | Upper |
| Gen. | Lower | 610 | 1000 | 1400 | Upper |
| Europe | Lower | 610 | 1000 | 1400 | Upper |
| Japan | Lower | 610 | 1000 | 1400 | Upper |

LW (unit: kHz)

| 1ch | 2ch | 3ch | 4ch | 5 ch |
| :---: | :---: | :---: | :---: | :---: |
| 148 | 164 | 218 | 272 | 281 |

TV

|  | 1 ch | 2 ch | 3 ch | 4 ch | 5 ch |
| :--- | :---: | :---: | :---: | :---: | :---: |
| U.S.A | 2 | 4 | 5 | 9 | 13 |
| Japan | 1 | 3 | 4 | 8 | 12 |

$\qquad$

SW (unit: MHz)

|  | 1 ch | 2 ch | 3 ch | 4 ch | 5 ch |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{SW} 0=1, \mathrm{SW} 1=0$ | 5.95 | 6.50 | 10.00 | 14.00 | 15.60 |
| $\mathrm{SW} 0=0, \mathrm{SW} 1=1$ | 3.80 | 5.00 | 7.00 | 11.00 | 12.50 |

WB

| 1ch | 2ch | 3ch | 4ch | 5ch |
| :---: | :---: | :---: | :---: | :---: |
| 1 | 2 | 4 | 6 | 7 |

## SLEEP

1. Principal function

The power is off after sleep time.
2. Input ports end key to be used.

SLEEP key
3.Function
a. When the SLEEP key is pushed. The sleep function is set and the time is displayed for 5 seconds.
b. The sleep times is changed as shown below, every pushing the SLEEP key during the sleep time is displayed

$$
\longrightarrow 90 \longrightarrow 80 \longrightarrow 70 \longrightarrow 60 \longrightarrow 50 \longrightarrow 40 \longrightarrow 30 \longrightarrow 20 \longrightarrow 10 \longrightarrow \text { off }]
$$

c. the sleep mark is on during the sleep function is set.
d. The sleep function is cleared. If the SLEEP key was pushed when the sleep time is not displayed and sleep function is set.
e. The power is automatically off after sleep time, when function is set.

## CLOCK

1. Principal function

The clock of 12 H and 24 H
2. Key to be used

UP/HOUR key. DOWN/MIN key. MEMORY/CLOCK-ADJUSTMENT key, BAND-DUAL key. DUAL-dis jumper. CLOCK-dis jumper, 12/24h jumper.
3. Functions
$\qquad$
a. The condition of the clock function is set as shown below according to setting of the CLOCK-dis jumper Without CLOCK-dis jumper: clock enable With CLOCK-dis jumper: clock disable
b. The clock function is only the power off. So clock display and clock adjustment is not disable when power is on.
c. If the MEMORY/CLOCK-ADJUSTMENT key is pushed in clock display, the clock adjusting enable state is set for 5 second.
d. In that state, the hour of the clock is adjusted by pushing the UP/HOUR key, and the minute of clock is adjusted by pushing the DOWN/MIN key.
e. If the UP/HOUR key, the DOWN/MIN key is not pushed for 5 seconds in clock adjusting enable state, that state will be released. In this case, the second is not set the zero.
f. When the MEMORY/CLOCK-ADJUSTMENT key is pushed in the clock adjusting enable state, the second of the clock is set to the zero and that state are released.
g. The minute or the hour step up by 1 step/1 push, when the UP/HOUR key or the DOWN/MIN key is pushed for less than 500 ms in clock adjusting enable state. The hour step up continuously by 1 step $/ 250 \mathrm{~ms}$ by UP/HOUR key is pushed for more than 500 ms . the minute step up continuously by 1 step $/ 150 \mathrm{~ms}$ by the [DOWN/MIN] key is pushed for more than 500 ms
h. The condition of the clock display is set as shown according to setting of the $12 / 24 \mathrm{~h}$ jumper.

Without 12/24 jumper 12 H display
With $12 / 24$ jumper 24 H display
i. The condition of the how many clocks is set as shown below according to setting of the DUAL-dis, jumper

Without DUAL-dis. jumper: 1 clock
With DUAL-dis. jumper: 2 clocks
In case of 2 clocks, the clocks have minute in common, so it can change only hour. The clock changed to clock1 or clock2 by BAND-DUAL key.

## ALARM

1.Principal function

The alarm is set.
2. Key to be used

UP/HOUR key, DOWN/MIN key, MEMORY/CLOCK-ADJUSTMENT key, ALARM key, BUZR (p3-1) output.
$\qquad$

## 3.Functions

a. When the clock is disable, the alarm is disable.
b. The alarm is enable when power is on and power is off.
c. If the ALARM key is pushed. The alarm adjusting enable state is set for 5 seconds, and the alarm times flash at 1 Hz rate.

In that state, the hour of the alarm is adjusted by pushing the UP/HOUR key, and the minute of alarm is adjusted by pushing the DOWN/MIN key.
d. If the any keys are not pushed for 5 seconds, the alarm adjusting enable state will be released.
e. When the MEMORY/CLOCK-ADJUSTMENT key is pushed in the alarm adjusting enable state, that state is released and alarm times is changed flash to on. So if the any keys are not pushed 5 seconds, the alarm display state is released.
f. The hour or the minute step up by 1 step/ 1 push, if the key is pushed for less than 500 ms in alarm adjusting enable state.

If the key is pushed more than 500 ms in this state, the hour step up continuously by 1 step/ 250 ms , the minute step up continuously by 1 step/150ms.
g. If alarm time comes same to clock time, the alarm sound is output by BUZR (p3-1) port. In that state if the any keys are pushed, the alarm sound is released. But if the any keys are not pushed, the alarm sound is output for 60 minutes.
$\qquad$

## TIMING

PLL...... The timing to set the PLL data
CAUTION: If there is not instruction about the numerical value, their unit is millisecond.

3. TUNING


Semiconductors
4. FREQUENCY INPUT DIRECTLY

5.PRESET MEMORY

6. ALARM FUNCTION


Silan
Semiconductors

## APPLICATION CIRCUIT



Silan
Semiconductors

## PACKAGE OUTLINE



