

1. GENERAL

The TC8832F is a single chip CMOS LSI for voice recording / play-back using the ADM (Adaptive Delta Modulation). It composes a voice recording system with a dynamic RAM for voice memory and an audio circuit including a microphone, speaker, amplifier, etc. as an external circuit.

Since TC8832F has power down function, the voice recording / play-back system decreases power consumption.

2. FEATURES

- Low power consumption (Power down function).
 - DRAMs (Dynamic RAM) are used as a voice data memory up to 4 pieces of 256 Kbit, 4 pieces of 1M, or 4 pieces of 4M.
 - It's connectable to microprocessor easily and controlled by 13 kinds of command.
 - Capable of recording / play-back maximum 16 phrases at the manual control.
 - Various switch controls are available for manual control and optimum control method can be selected according to application.
 - 4 kinds of bit rates (32K, 22K, 16K, 11K bps) are provided.
 - Recording / play-back time is up to four minutes and sixteen seconds (with four 1Mbit DRAMs and bit rate to be 16K bps).
 - Voice trigger start function at recording.
 - On-chip microphone amplifier for recording and band-pass filter for play-back. Two kinds of band-pass filter cut-off frequencies are available.
 - On-chip ceramic oscillation circuit for recording / play-back.
 - On-chip RC oscillation circuit to refresh DRAMs during power down mode.
 - Single 5V power supply.
 - 60-pin mini flat package.
- The bit rate means the number of bits per second to be used.

3. BLOCK DIAGRAM

3.1 TC8832F Block Diagram




Fig.3.1 TC8832F block diagram

2

3.2 Block Diagram Description

(1) ADDRESS COUNTER

The 24-bit counter to indicate address of the external DRAMs. Values can be set or read by commands at the CPU control (Note).

(2) STOP ADDRESS REGISTER

The 24-bit register to indicate address to stop recording / play-back. Values can be set by commands at the CPU control, but can not be read.

(3) INDEX REGISTER

The register to indicate address of the index area on DRAMs in the label index mode (Refer to section 5.3).

(4) STATUS REGISTER

The 4-bit register which shows the status of TC8832F. When \overline{RD} terminal is L label, TC8832F gives this contents to data bus at the CPU control.

(5) CPU INTERFACE

The interface circuit for the external microprocessor. This circuit has also the chattering elimination circuit in the manual control. This chattering elimination circuit has an effect on \overline{RD} , \overline{WR} and \overline{CE} terminals (Start and Stop).

(6) MICROPHONE AMPLIFIER

Output of MICOUT terminal is biased to Vref level, and can be connected directly to ADI terminal.


(7) BAND-PASS FILTER

On chip the 1'st order high-pass filter and 2'nd order low-pass filter.

※Note There are two controls available for the TC8832F, the CPU control, and the manual control using switches, etc.

3.3 Example of Voice Recording System

3.3.1 CPU Control Type




- ※ Note 1 RS1, RS2, M1, M2 } Refer to section 5.15 PIN DESCRIPTION
- ※ Note 2 CAS1~CAS4 }
- ※ Note 3 330kΩ~680kΩ (Refer to section 5.16 Clock Generator)

Fig.3.2 CPU control type

2

3.3.2 Manual Control Type



- ※ Note 1 RS1, RS2, M1, M2
 - ※ Note 2 CAS1~CAS4
 - ※ Note 3 330kΩ~680kΩ (Refer to section 5.16 Clock Generator)
-) Refer to section 5.15 PIN DESCRIPTION


Fig.3.3 Manual control type

TOSHIBA (UC/UP)

64E D

4. PIN ASSIGNMENTS

4.1 Pin Connection



4.2 Terminal Functions

name	no.	Structure				Functional explanation															
		Manual control		CPU control																	
		I/O	Pull-up / down	I/O	Pull-up / down																
CAS1 CAS2 CAS3 CAS4	1 2 3 4	Out	-	Out	-	Column address strobe output terminals for DRAMs.															
M1 M2	5 6	In	None	In	None	Input terminals for programing number of DRAMs. <table border="1" style="margin-left: 20px;"> <thead> <tr> <th>Number</th> <th>M2</th> <th>M1</th> </tr> </thead> <tbody> <tr> <td>1pc.</td> <td>0</td> <td>0</td> </tr> <tr> <td>2pcs.</td> <td>0</td> <td>1</td> </tr> <tr> <td>3pcs.</td> <td>1</td> <td>0</td> </tr> <tr> <td>4pcs.</td> <td>1</td> <td>1</td> </tr> </tbody> </table> <p style="margin-left: 20px;">0 = L level 1 = H level</p>	Number	M2	M1	1pc.	0	0	2pcs.	0	1	3pcs.	1	0	4pcs.	1	1
Number	M2	M1																			
1pc.	0	0																			
2pcs.	0	1																			
3pcs.	1	0																			
4pcs.	1	1																			
RS1 RS2	7 8	In	None	In	None	Input terminals for DRAM capacity selector. <table border="1" style="margin-left: 20px;"> <thead> <tr> <th>Kind</th> <th>RS2</th> <th>RS1</th> </tr> </thead> <tbody> <tr> <td>256k</td> <td>0</td> <td>0</td> </tr> <tr> <td>1M</td> <td>0</td> <td>1</td> </tr> <tr> <td>4M</td> <td>1</td> <td>X</td> </tr> </tbody> </table> <p style="margin-left: 20px;">0 = L level 1 = H level X = H level</p>	Kind	RS2	RS1	256k	0	0	1M	0	1	4M	1	X			
Kind	RS2	RS1																			
256k	0	0																			
1M	0	1																			
4M	1	X																			
STBY	9	In	Pull-up Note 1)	In	Pull-up Note 1)	Input terminal for stand-by mode.															
OFF	10	In	None	In	None	Input terminal for off mode.															
VSS1 VSS2	11 51 12	Power Supply	-	Power Supply	-	Power supply terminals to be connected to ground. VSS1 is for digital circuit and VSS2 is for analog circuit.															
Vref	13	I/O	-	I/O	-	Terminal for connecting the capacitor to the reference voltage circuit of the on-chip Op-Amp.															
MICIN	14	In	-	In	-	Input terminal for on-chip MICAMP(First stage). Microphone should be connected to this pin through capacitor.															
C1	15	Out	-	Out	-	Output terminal for on-chip MICAMP (First stage).															

note 1) When OFF = L, Pull-up resistor is connected.

TOSHIBA (UC/UP)

64E D

name	no.	Structure				Functional explanation
		Manual control		CPU control		
		I/O	Pull-up/ down	I/O	Pull-up/ down	
C2	16	In	-	In	-	Input terminal for on-chip MICAMP (second stage). C1 should be connected to this terminal through capacitor.
MIC OUT	17	Out	-	Out	-	Output terminal for on-chip MICAMP (second stage).
ADI	18	In	-	In	-	Input terminal of the voice analysis circuit. Connected to MICOUT. Otherwise, signal should be input via a coupling capacitor.
DAO	19	Out	-	Out	-	Output terminal of the voice synthesis circuit with voltage follower. Output signal is biased to 1/2 VDD. No voice appears at recording and when the quiet is specified.
FILIN FILOUT	20 21	In Out	-	In Out	-	Input and output terminals of the on-chip Band-Pass Filter.
LPF	22	In	-	In	-	Input terminal for cut-off frequency selector of the on-chip low-pass filter.
VDD	23 53	Power Supply	-	Power Supply	-	Power supply terminals to be connected to positive.
\overline{ACL}	24	In	Pull-up	In	Pull-up	Input terminal for reset signal.
CPUM	25	In	None	In	None	Input terminal for mode change. Fix to low level at the manual control mode, to high level at the CPU control mode.
CHAT	26	In	None	In	None	Input terminal for chattering waiting time selector of manual control mode. At high level, the chattering waiting time becomes 610 μ s, which is suited to CPU control. At low level, it becomes 16ms, which is suited to SW control.

2

name	no.	Structure				Functional explanation															
		Manual control		CPU control																	
		I/O	Pull-up / down	I/O	Pull-up / down																
D0 D1 D2 D3	27 28 29 30	In	Pull-down Note 2)	I/O	None	In the CPU control mode, these are bidirectional data bus for commands or status between CPU and TC8832F. In the manual control mode, used as the phrase select input terminals and specify 16 phrases from phrase No. 0 to 15.															
RIN ROUT	31 32	In Out	-	In Out	-	Input and output terminals of the RC oscillator. (Connect a resistor of 330kΩ to 680kΩ)															
\overline{CE}	33	In	Pull-down Note 3)	In	None	In the CPU control mode, input terminal for chip enable. In the manual control mode, used for STOP input of recording and PAUSE / STOP input of play-back.															
\overline{RD}	34	In	Pull-down Note 3)	In	None	In the CPU control mode, input terminal for read strobe (D0 to D3). In the manual control mode, used for START / STOP input of recording / play-back.															
\overline{WR}	35	In	Pull-down Note 3)	In	None	In the CPU control mode, input terminal for write strobe (D0 to D3). In the manual control mode, used for START / STOP input of recording / play-back. (voice trigger start at recording).															
MREC	36	In	Pull-down Note 2)	In	None	Input terminal for recording / play-back select in the manual control.															
BPS0 BPS1	37 38	In	None	In	None	Input terminal for bit rate select in the manual control. <table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th>Bit rate</th> <th>BPS1</th> <th>BPS0</th> </tr> </thead> <tbody> <tr> <td>11K bps</td> <td>0</td> <td>0</td> </tr> <tr> <td>16K bps</td> <td>0</td> <td>1</td> </tr> <tr> <td>22K bps</td> <td>1</td> <td>0</td> </tr> <tr> <td>32K bps</td> <td>1</td> <td>1</td> </tr> </tbody> </table> <p style="text-align: right; margin-right: 20px;">0 = L level 1 = H level</p>	Bit rate	BPS1	BPS0	11K bps	0	0	16K bps	0	1	22K bps	1	0	32K bps	1	1
Bit rate	BPS1	BPS0																			
11K bps	0	0																			
16K bps	0	1																			
22K bps	1	0																			
32K bps	1	1																			

note 2) When CHAT = L and STBY = L and OFF = L, Pull-down resistors are connected.
 note 3) When CHAT = L, Pull-down resistors are connected.

TOSHIBA (UC/UP)

64E D

name	no.	Structure				Functional explanation
		Manual control		CPU control		
		I/O	Pull-up / down	I/O	Pull-up / down	
ENDLS	39	In	None	In	None	Input to designate endless recording.
EOS	40	Out	-	Out	-	Output terminal for end of speech. Gives high level signal under the recording / play-back waiting and the voice trigger waiting, and low level signal under the recording / play-back.
XIN	41	In	-	In	-	Input and output terminals of the Ceramic oscillator (Connect a 655kHz Ceramic resonator and capacitors)
XOUT	42	Out	-	Out	-	
TEST	43	In	Pull-down	In	Pull-down	Input terminal for test circuit.(Connect to VSS1.)
\overline{WE}	44	Out	-	Out	-	Write strobe output terminal for DRAMs.
\overline{RAS}	45	Out	-	Out	-	Row address strobe output terminal for DRAMs.
DIN	46	In	Pull-up	In	Pull-up	Data input terminal from DRAMs. Connect to DOUT terminal of DRAMs.
DOUT	47	Out	-	Out	-	Data output terminal to DRAMs. Connect to DIN terminal of DRAMs.
A0	48	Out	-	Out	-	Address output terminals for DRAMs.
A1	49					
A2	50					
A3	52					
A4	54					
A5	55					
A6	56					
A7	57					
A8	58					
A9	59					
A10	60					

2

5. SPECIFICATIONS

5.1 Recording / Reproducing Part

System	ADM system
D / A Converter	10-bit voltage type
Bit rate	32K / 22K / 16K / 11K bps
Number of max. phrases	At the manual control 16 phrases Label index mode at the CPU control 64 phrases Direct mode at the CPU control No restriction

5.2 Others

Microphone amplifier	Two-stage, Gain = 46dB (TYP.)
Filter	On chip filter for 2'nd order low pass + 1'st order high pass 2 kinds of low pass filter cut-off frequencies
RAM for storing voice data	Up to 4 pcs. of 256K bit, or 4 pcs. of 1M bit. Example of usable DRAM 4M DRAM ° TC514100xL 1M DRAM ° TC511000Ax ° TC511000AxL (Low power version) 256K DRAM ° TMM41256Ax
Oscillation frequency	655 kHz (ceramic oscillator) 46 kHz (RC oscillator)
Power down mode	Refresh rate : 512 address / 64 ms

5.3 Operations and Functions

When composing a voice Recording / play-back system with TC8832F, control method is classified into the CPU control and the manual control using switches, etc, also the internal status of TC8832F is shown below.

- ① Operation mode (Recording / play-back).
- ② Stand-by mode (Only refreshing DRAM and stop recording / play-back).
- ③ Off mode (Stop all functions).

Table 5.1 Control of TC8832F

Control method \ Internal status	Operation mode (STBY = L OFF = L)	Stand-by mode (STBY = H OFF = *)	Off mode (STBY = L OFF = H)
Manual control (CPUM = L)	Controlled by switches (Label Index Mode)	Only refreshing to DRAM (Low refresh rate)	Stop all functions
CPU control (CPUM = H)	Controlled by microprocessor (Label Index Mode / Direct Mode)		

* Don't care



TOSHIBA (UC/UP)

5.4 Manual Control

5.4.1 Selection of Phrase

Using 4 input terminals of D0~D3, The recording / play-back of maximum 16 phrases can be performed. Before starting the recording / play-back, Phrase No. should be specified in 4bit code. Phrase number are as follows, and can be selected at random.


Table 5.2 Phrase No.

Terminal name Phrase No	(MSB) D3	D2	D1	(LSB) D0
No. 0	0	0	0	0
No. 1	0	0	0	1
:	:	:	:	:
:	:	:	:	:
No. 15	1	1	1	1

1 = H Level
0 = L Level

Recording

Recording is made in order of phrase NO.1、 NO.8、 NO.3



Play-back

Play-back is made in order of phrase NO.8、 NO.1、 NO.3




Fig.5.1 Example of phrase selection

TOSHIBA (UC/UP)

64E D

5.4.2 Selection of Bit Rate

The TC8832F can use 4 kinds of bit rates as shown in Table 5.3, 11K, 16K 22K and 32K bps, which are selected by BPS0 and BPS1 terminals. Since a bit rate is independently specified for sound recording and play-back, it is possible to change reproduced voice to slow or fast speaking. However, the recorded phrases are reproduced at low tone as a tape recorder when slowly spoken and at high tone when rapidly spoken.

Table 5.3 Bit rate

Terminal name Bit rate	BPS1	BPS0
11Kbps	0	0
16Kbps	0	1
22Kbps	1	0
32Kbps	1	1

1 = H Level
0 = L Level

Note

Selection of phrase and bit rate is decided when \overline{RD} or \overline{WR} terminals are set at H level (Start input) and when releasing the Pause state.

5.4.3 Recording

The TC8832F has the 24-bit address counter, and voice data is written into DRAMs from the address designated by it's value. When the recording newly, first, it is necessary to reset the address counter by \overline{ACL} signal.

Setting the MREC terminal to H level results in the recording waiting state. When the \overline{RD} terminal goes to H level (Start input), the recording starts and the address counter is added successively. Further, when the \overline{WR} terminal is set to H level, input of a signal over the trigger level (Refer to section 5.7.1) to the ADI terminal leads to starting recording. When the \overline{CE} , \overline{RD} or \overline{WR} is set at H level (Stop input) or when the value on the address counter reaches the maximum address (Refer to section 5.8) of DRAMs. The recording is stopped. Since this maximum address is changed with the RS1, RS2, M1 and M2 terminals, the full capacity of DRAMs can be effectively used.

However, when the DRAMs capacity is fully used, subsequent recording is not allowed to protect the data stored previously in DRAMs. Therefore, the address counter should be reset by the \overline{ACL} terminal before new recording.

When the recording starts, a value of the address counter at the start (Start address) and when the recording ends, that at the stop (Stop address) are automatically written into a part of DRAM, respectively (Refer to section 5.6).



5.4.4 Play-back

Setting the MREC terminal to L level results in the play-back waiting state. When the \overline{RD} or \overline{WR} terminal is set at H level, the TC8832F starts the play-back after loading the start address and stop address, which have been written at the recording, into the address counter and stop address register, respectively.

The play-back is stopped when the \overline{RD} or \overline{WR} terminal is set at H level or when the value of the address counter agrees with the stop address. Further, when the \overline{CE} terminal is set at H level during the play-back, the play-back is paused. Play-back is continued when the \overline{RD} or \overline{WR} terminal is set at H level under this condition. In addition, when the \overline{CE} terminal is set at H label again under the pause state, the reproducing ends and the system is returned to the play-back waiting state.




Fig.5.2 Recording / Play-back at phrase No.5 , bit rate is 32Kbps

Note

Refer to section 5.6 Label index mode, addition of phrases and change of phrase contents when many phrases are involved.

TOSHIBA (UC/UP)

64E D

5.4.5 Details of Start / Stop

At the Manual control, start / stop of the recording / play-back are controlled by \overline{RD} , \overline{WR} and \overline{CE} terminals. These terminals have many functions and various operating methods are selectable according to applications.

Operations when H level signals are applied to the terminals under various state may be summarized as follows.

Further, stand-by and off state can be transferred from any state.

Table 5.4 Status change table at the manual control

Input State	\overline{RD} (START / STOP)	\overline{WR} (START / STOP)	\overline{CE} (PAUSE / STOP)
Recording waiting	Starts recording. (A)	Placed in the voice trigger waiting state. The recording starts when a signal over the trigger level is input to ADI. (B)	Kept in the recording waiting state.
Voice trigger waiting	Returns to the recording waiting state. Address counter advances at max. +400(HEX). (C)	Returns to the recording waiting state. Address counter advances at max. +1(HEX). (D)	Returns to the recording waiting state. Address counter advances at max. +1(HEX). (E)
Recording	Stops recording and returns to the recording waiting state. (F)	Stops recording and returns to the recording waiting state. (G)	Stops recording and returns to the recording waiting state. (H)
Play-back waiting	Starts play-back. (I)	Starts play-back. (J)	Kept in the play-back waiting state.
Play-back	Stops play-back and returns to the play-back waiting state. (K)	Stops play-back and returns to the play-back waiting state. (L)	Placed in the play-back pause state. (M)
Play-back pause	Releasing the play-back pause and returns to the play-back state. (Play-back continuous) (N)	Releasing the play-back pause and returns to the play-back state. (Play-back continuous) (O)	Releasing the play-back pause and returns to the play-back state. (Play-back continuous) (P)



TOSHIBA (UC/UP)




Fig.5.3 Status change at the manual control

Example 1. In case of providing the switches for record / play-back, start and pause operations in recording / play-back over 2 phrases.




Fig.5.4 Switches connection 1

Example 2. In case of providing the switches for recording / play-back and start operations in recording / play-back over 2 phrases.




Fig.5.5 Switches connection 2

Example 3. In case of providing the switches for recording / play-back start operations in recording / play-back only 1 phrase.




Fig.5.6 Switches connection 3

2

5.4.6 Chattering Elimination Circuit

At the manual control, the chattering elimination circuit is actuated to prevent from malfunction due to the switches connected to the \overline{RD} , \overline{WR} and \overline{CE} terminals.




Fig.5.7 Chattering elimination circuit

Start and stop signals should be applied stably for more than t_{ON} and t_{OFF} . This periods can be changed according to setting of the CHAT terminal.

5.4.7 Start / Stop Input and Internal State

Phrase No. , bit rate and recording / play-back status are read at the leading edge of internal start pulse. An internal start pulse has a concern with an external start input as Fig. 5.8. The t_{SAD} depends on the setting of the CHAT terminal.




Fig.5.8 Internal pulse

TOSHIBA (UC/UP)

64E D

It is possible to input externally D0~D3 (Phrase), BPS0, BPS1 (Bit rate), MREC (Recording / play-back), \overline{RD} or \overline{WR} (Start) as shown in Fig. 5.9.




Fig.5.9 How to give start and stop input

2

5.4.8 EOS Delay Time at Manual Control




Fig.5.10 Timing of EOS at manual control

(1) CHAT = L

Table 5.5 Delay time of EOS at manual control

SYMBOL	ITEM	CONDITION	MIN	TYP	MAX	UNIT
t _{ED1}	EOS Delay Time 1	\overline{RD} (Start of recording)	-	-	20960 / f _{CLK}	sec
		\overline{RD} (Start of play-back)	-	-	22000 / f _{CLK}	
t _{ED2}	EOS Delay Time 2	$\overline{CE} / \overline{RD} / \overline{WR}$ (Stop)	-	-	20960 / f _{CLK}	
t _{ON}	pulse width	$\overline{CE} / \overline{RD} / \overline{WR}$	10480 / f _{CLK}	-	-	

(2) CHAT = H

SYMBOL	ITEM	CONDITION	MIN	TYP	MAX	UNIT
t _{ED1}	EOS Delay Time 1	\overline{RD} (Start of recording)	-	-	400 / f _{CLK}	sec
		\overline{RD} (Start of play-back)	-	-	750 / f _{CLK}	
t _{ED2}	EOS Delay Time 2	$\overline{CE} / \overline{RD} / \overline{WR}$ (Stop of recording)	-	-	460 / f _{CLK}	
		$\overline{CE} / \overline{RD} / \overline{WR}$ (Stop of play-back)	-	-	140 / f _{CLK}	
t _{ON}	pulse width	$\overline{CE} / \overline{RD} / \overline{WR}$	400 / f _{CLK}	-	-	

f_{clk} = Oscillation frequency(Hz)

TOSHIBA (UC/UP)

64E D

5.5 CPU Control

At the CPU control, the operation is controlled by 13 kinds of commands and a CPU can read the status of TC8832F by 4bit status register.

In addition, the TC8832F has the ADDRESS OVERFLOW DETECTOR (Note 1) and ADDRESS COMPARATOR FLIPFLOP (Note 2) which control the recording and play-back operations.

(Note 1) ADDRESS OVERFLOW DETECTOR Refer to section 5.2.5

(Note 2) ADDRESS COMPARATOR FLIPFLOP..... Refer to section 5.2.6

The stop-group commands described hereinafter denote STOP, START and TRIG commands in the recording, START and TRIG commands in the play-back, and STOP command in the play-back pause.

5.5.1 How to Write Commands

As shown in Fig. 5.10, ①using \overline{RD} pulse, read status from TC8832F and check BUSY flag ②If not busy state, after setting up command in D0~D3, write a command using \overline{WR} pulse. In case of such 3 nibble commands as LABEL, ③after rechecking BUSY flag by \overline{RD} pulse, ④write the 2'nd and 3'rd nibbles.

After the 1'st and 2'nd nibbles of a 3 nibble command, other commands can not be written.

This also applies to 7 nibble commands like ADLD1 and ADLD2.

How to write DTRD and ADRD commands, refer to section 5.5.13




Fig.5.11 How to write command

2

5.5.2 Commands of TC8832F

- (1) NOP (1 nibble) D3

0	0	0	0
---	---	---	---

 D0

No operation. But under the recording waiting state, this command sets into the play-back waiting state. In addition, this command is used to reset REC and OVR flag in the status register.

- (2) START (1 nibble) D3

0	0	0	1
---	---	---	---

 D0

This command is used to start the recording / play-back in the DIRECT MODE from the address shown by the address counter. When this command is executed under the recording / play-back, the recording / play-back is stop. Further, when executed under the play-back pause state, releases the pause and starts to continue the play-back.

- (3) STOP (1 nibble) D3

0	0	1	0
---	---	---	---

 D0

When this command is executed under the recording, the recording is stopped. If during recording by the LABEL command, a value of the address counter is written into the INDEX AREA of DRAM as the stop address. Further, during recording with the ENDLS terminal at H level (ENDLESS MODE), the contents of the address counter are transferred to the stop address register. This command is executed under the play-back, the system to play-back pause. The play-back is stopped if this command is issued again under the play-back pause.

- (4) ADDL1 (7 nibbles) D3

0	0	1	1
---	---	---	---

 D0

Sets the successive 6 nibbles data in the address counter. Resets the ADDRESS COMPARATOR FLIPFLOP.

- (5) ADDL2 (7 nibbles) D3

0	1	0	0
---	---	---	---

 D0

Sets the successive 6 nibbles data in the stop address register. Sets the ADDRESS COMPARATOR FLIPFLOP.

- (6) CNDT (2 nibbles) D3

0	1	0	1
---	---	---	---

 D0

Specifies bit rate and silent output with the successive 1 nibble data. When the quiet output is specified, the DAO terminal is placed at Vref level by force.

- (7) LABEL (3 nibbles) D3

0	1	1	0
---	---	---	---

 D0

Specifies Phrase No. by the successive 2 nibbles data and starts the recording / play-back. When this command is issued under the recording waiting state, the contents of the address counter and bit rate are written into the INDEX AREA of DRAM, and then it becomes the voice trigger waiting state. When a signal over the trigger level is applied to the ADI terminal under this state, a recording starts. In the play-back waiting state, starts the play-back after reading start address, stop address and bit rate from INDEX AREA of DRAM.

TOSHIBA (UC/UP)

64E D

(8) ADDR (1 nibble) D3

0	1	1	1
---	---	---	---

 D0

Reads the contents of the address counter. The contents are come out by 4 bits at a time from the high order address side against 6 successive read accesses. During this period, the contents of the status register can not be read. Next command should not be issued without performing 6 read accesses.

(9) REC (1 nibble) D3

1	0	0	0
---	---	---	---

 D0

Changes the playing-back waiting state to the recording waiting state. Return from the recording waiting state to the play-back waiting state by the NOP or CLEAR command.

(10) DTWR (2 nibbles) D3

1	0	0	1
---	---	---	---

 D0

Writes 4 bits of the successive 1 nibble data into DRAMs from the address shown by the address counter, the address counter is increased in 4 addresses.

(11) DTRD (1 nibble) D3

1	0	1	0
---	---	---	---

 D0

Reads out data of DRAMs in 4 bits data from the address shown by the address counter for the successive one read access. During this period, the contents of the status register can not be read, the address counter is increased in 4 addresses. During the recording waiting state, this command should not be issued.

(12) TRIG (1 nibble) D3

1	0	1	1
---	---	---	---

 D0

Starts the recording / play-back in the DIRECT MODE from the address shown by the address counter. This command issued in the recording waiting state leads to the voice trigger waiting state, and only when a signal over the trigger level is applied to the ADI terminal, recording starts. When this command is issued in the play-back waiting state, the play-back is started immediately. All the other functions are identical to those the START command.

(13) CLEAR (1 nibble) D3

1	1	0	0
---	---	---	---

 D0

In addition to the functions of the NOP command, this command clears the address counter and bit rate, and inhibits the ADDRESS OVERFLOW DETECTOR.

Note

Under the recording / play-back and play-back pause, any command other than START, STOP and TRIG should not be issued.

TOSHIBA (UC/UP)

	1'st nibble D3 D2 D1 D0	2'nd nibble D3 D2 D1 D0	3'rd nibble D3-D0	4th nibble D3-D0	5th nibble D3-D0	6th nibble D3-D0	7th nibble D3-D0															
NOP	0 0 0 0	---	---	---	---	---	---															
START	0 0 0 1	---	---	---	---	---	---															
STOP	0 0 1 0	---	---	---	---	---	---															
ADLD1	0 0 1 1	A23 A22 A21 A20	A19-A16	A15-A12	A11-A8	A7-A4	A3-A0															
ADLD2	0 1 0 0	S23 S22 S21 S20	S19-S16	S15-S12	S11-S8	S7-S4	S3-S0															
CNDT	0 1 0 1	* SL BR1 BR0	<table border="1"> <thead> <tr> <th>Bit rate</th> <th>BR1</th> <th>BR0</th> </tr> </thead> <tbody> <tr> <td>11K bps</td> <td>0</td> <td>0</td> </tr> <tr> <td>16K bps</td> <td>0</td> <td>1</td> </tr> <tr> <td>22K bps</td> <td>1</td> <td>0</td> </tr> <tr> <td>32K bps</td> <td>1</td> <td>1</td> </tr> </tbody> </table>					Bit rate	BR1	BR0	11K bps	0	0	16K bps	0	1	22K bps	1	0	32K bps	1	1
	Bit rate	BR1						BR0														
	11K bps	0						0														
16K bps	0	1																				
22K bps	1	0																				
32K bps	1	1																				
		<table border="1"> <tr> <td></td> <td>SL</td> </tr> <tr> <td>Sound</td> <td>0</td> </tr> <tr> <td>Silent</td> <td>1</td> </tr> </table>		SL	Sound	0	Silent	1														
	SL																					
Sound	0																					
Silent	1																					
LABEL	0 1 1 0	* * LB5 LB4	LB3-LB0	LB = Phrase no.																		
ADRD	0 1 1 1	1'st read A23 A22 A21 A20	2'nd read A19-A16	3'rd read A15-A12	4th read A11-A8	5th read A7-A4	6th read A3-A0															
REC	1 0 0 0	---	---	---	---	---	---															
DTWR	1 0 0 1	Bn Bn + 1 Bn + 2 Bn + 3	n = Contents of the address counter before executing command. Bn = Data to be written into DRAMs. Addressed by n.																			
DTRD	1 0 1 0	1'st read Bn Bn + 1 Bn + 2 Bn + 3	n = Contents of the address counter before executing command. Bn = Data to be read from DRAMs. Addressed by n.																			
TRIG	1 0 1 1	---	---	---	---	---	---															
CLEAR	1 1 0 0	---	---	---	---	---	---															

* = Don't care

Table 5.6 Command list

Note

A waiting time of 122μs is required between issuing the ADRD / DTRD commands and reading the first nibble data. (fCLK = 655kHz)

TOSHIBA (UC/UP)

64E D

5.5.3 Status Register

The status register consists of 4 bits. When the \overline{RD} terminal is set to L level at the CPU control, data of the status register is came out to D0~D3 terminals and the internal operating status of the TC8832F can be checked. Each flag of the status register is explained in following (Table 5.7).

(1) BUSY flag

When this flag is set, it indicates that the TC8832F is in reset state or processing a command internally. Don't give any command from microprocessor. If the command is given, the internal status may possibly becomes uncertainty.

(2) EOS flag

This flag becomes set under the recording / play-back waiting state, and reset during recording or play-back. The value is the same as a value appeared at the EOS terminal.

(3) REC flag

Becomes set when the REC command is input executed. Reset by the NOP and CLEAR commands.

(4) OVR flag

It is indicated that the recording ends as the address counter exceeded maximum address of DRAMs under the recording by LABEL command. This status is reset by NOP and CLEAR commands.

Table 5.7 Status register

Terminals name	D3	D2	D1	D0
Status register	BUSY	EOS	REC	OVR



5.5.4 BUSY Flag

Conditions for setting BUSY flag set are broadly classified into the following three conditions. Further, busy period is shown in the Fig. 5.12 and Table 5.8

(1) Reset process

When the \overline{ACL} terminal becomes L level, BUSY flag becomes set. When the \overline{ACL} terminal returns to H level again, the internal state of TC8832F is initialized and after all are completed, BUSY flag becomes reset.

(2) Command process

When it is detected that both of the \overline{CE} and \overline{WR} terminals have become L level at the CPU control, BUSY flag becomes set. When the process of command is completed, BUSY flag returns to reset again. The command process is actually started after return of at least either one of the \overline{CE} or \overline{WR} terminal to H level has been detected. (The table 5.8 shows period from the \overline{CE} , \overline{WR} terminal returned H level to BSY flag reset).

(3) Address overflow process

When the address counter is overflow during the recording in the LABEL INDEX MODE, TC8832F automatically stops the recording and executes the same process as that when the STOP command is accepted. During this period, BUSY flag also becomes set.




Fig.5.12 BUSY timing
Table.5.8 BUSY period

BUSY Conditions		Period (max.)	UNIT	
Reset process		$20 / f_{CLK}$	(sec)	
NOP, START, TRIG, REC, CLEAR Commands		$30 / f_{CLK}$		
ADRD, DTRD Commands		$80 / f_{CLK}$		
CNDT Command	1'st nibble	$30 / f_{CLK}$		
	2'nd nibble	$40 / f_{CLK}$		
ADLD1, ADLD2, DTWR Command	1'st nibble	$30 / f_{CLK}$		
	After 2'nd nibble	$60 / f_{CLK}$		
LABEL Command	1'st nibble	$30 / f_{CLK}$		
	2'nd nibble	$20 / f_{CLK}$		
	3'rd nibble	Recording		$370 / f_{CLK}$
		Play-back		$690 / f_{CLK}$
Stop-group commands	LABEL INDEX MODE Recording	$420 / f_{CLK}$		
	Other (Recording / Play-back)	$30 / f_{CLK}$		
Address overflow process		$340 / f_{CLK}$		

f_{CLK} = Oscillation frequency (Hz)



TOSHIBA (UC/UP)

5.5.5 Address Overflow Detector

When the address counter exceeds maximum address that is determined by the terminals RS1, RS2, M1, and M2, it is detected by this detector. It becomes valid only when the LABEL command is given under the recording.

When the address overflow is detected, the recording is stopped, a value of the maximum address is written into the index area of DRAM as the stop address, and then the address counter is preset at address 1000 (HEX). In addition, the OVR flag in the status register is set. During this procedure, BUSY flag in the status register also become set.

5.5.6 Address Comparator Flipflop

When this flipflop has been set, the recording / play-back is stopped if the contents of the address counter agree with those of the stop address register. When it has been reset, the recording / play-back is not stopped until the STOP command is given. (Exception : Address overflow in the preceding item).

This flipflop is set when the ADLD2 command is given or when the LABEL command is given under the play-back, and it is reset when the ADLD1 or CLEAR command is given or when the LABEL command is given under the recording.

5.5.7 Modes in CPU Control

There are two modes about both recording and play-back at the CPU control.

- (1) DIRECT MODE Designate start / stop address, and bit rate by each command.
- (2) LABEL INDEX MODE Designate phrase by LABEL command, start / stop address are written into the some part (Index area) of DRAM. Refer to section 5.6 LABEL INDEX MODE.

Be careful that recording by LABEL command is always started by the voice trigger.




Fig.5.13 Memory map (In case of 256K DRAM)

TOSHIBA (UC/UP)

5.5.8 Status Change at the CPU Control

At the CPU control, the TC8832F is controlled by 13 kinds of command. The relations between the recording and play-back state and commands which are concerned with the recording and play-back operations are as follows.

Table 5.9 Status change table at the CPU control

Command State	START command	TRIG command	LABEL command	STOP command
Recording waiting	Starts recording. (A)	Placed in the voice trigger waiting state. The recording starts when a signal over the trigger level is applied to ADI. (B)	Placed in the voice trigger waiting state. The recording starts when a signal over the trigger level is applied to ADI. (C)	Kept in the recording waiting state.
Voice trigger waiting	Returns to the recording waiting state. Address counter advances at max. + 1 (HEX). (D)	Returns to the recording waiting state. Address counter advances at max. + 1 (HEX). (E)	Don't give the LABEL command.	Returns to the recording waiting state. Address counter advances at max. + 1 (HEX). (F)
Recording	Stops recording and returns to the recording waiting state. (G)	Stops recording and returns to the recording waiting state. (H)	Don't give the LABEL command.	Stops recording and returns to the recording waiting state. (I)
Play-back waiting	Starts play-back. (J)	Starts play-back. (K)	Starts play-back. (L)	Kept in the play-back waiting state.
Play-back	Stops play-back and returns to the play-back waiting state. (M)	Stops play-back and returns to the play-back waiting state. (N)	Don't give the LABEL command.	Placed in the play-back pause state. (O)
Play-back pause	Releasing the play-back pause and returns to the play-back state (Play-back continuous). (P)	Releasing the play-back pause and returns to the play-back state (Play-back continuous). (Q)	Don't give the LABEL command.	Releasing the play-back pause and returns to the play-back waiting state (Play-back stop). (R)

2

TOSHIBA (UC/UP)




Fig.5.14 Status change at the CPU control

5.5.9 Example for the Flowchart of Recording / Play-back at LABEL INDEX MODE

(1) Recording





Fig.5.15 Recording procedure at the LABEL INDEX MODE



(2) Play-back




Note At the CPU control, the bit rate of play-back becomes that set previously at the recording. Therefore, fast / slow speaking at the manual control mode cannot be specified.

Fig.5.16 Reproducing procedure at the LABEL INDEX MODE

5.5.10 Example for the Flowchart of Recording / Play-back at DIRECT MODE

(1) Recording




Note 1 If ADLD2 command is not designated, recording becomes endless state. In this case, recording should be terminated by using STOP command.

Note 2 When the TRIG command is given in stead of START command, the voice trigger is activated.

Fig.5.17 Recording procedure at the DIRECT MODE



(2) Reproducing



Note 3 It is possible to produce the endless play-back when ADLD2 is designated for the maximum address of DRAM at the recording and omits it at the play-back. STOP command is used to terminate it.
But, only when four DRAMs are connected.

Fig.5.18 Reproducing procedure at the DIRECT MODE

5.5.11 Write / Read Data of DRAMs

(1) Data write




Fig.5.19 Data write procedure

(2) Data read




Fig.5.20 Data read procedure



5.5.12 Read Address

ADRD command is used to read a content of address counter at stop of recording and play-back





Fig.5.21 Address read procedure

5.5.13 How to DTRD / ADRD Commands



※ $t_{RD} = 60 / f_{CLK}$, ($f_{CLK} = 655\text{kHz}$, t_{RD} is about $92\mu\text{s}$)
 $t_{BS} = 80 / f_{CLK}$, ($f_{CLK} = 655\text{kHz}$, t_{BS} is about $124\mu\text{s}$)
 Refer to section 7.5 AC characteristics, other AC parameter.

Fig.5.22 How to DTRD / ADRD command

5.5.14 EOS Delay Time at CPU Control




Fig.5.23 Delay timing of EOS at CPU control

Table 5.10 Delay time of EOS at CPU control

SYMBOL	ITEM	CONDITION	MIN	TYP	MAX	UNIT
t_{ED3}	EOS Delay Time 3	START	-	-	$50 / f_{CLK}$	sec
		LABEL (Play-back)	-	-	$700 / f_{CLK}$	
t_{ED4}	EOS Delay Time 4	STOP (LABEL INDEX MODE)	-	-	$460 / f_{CLK}$	
		STOP (DIRECT MODE)	-	-	$140 / f_{CLK}$	

f_{CLK} = Oscillation frequency (Hz)



5.6 Label Index Mode

The recording / play-back methods for manual control and the LABEL INDEX MODE at the CPU control are described here.

At the manual control (LABEL command under CPU control), the address is indirectly specified using phrase number and index area in which TC8832F writes the start addresses, stop address and bit rate of each phrase. The memory maps of DRAMs in the LABEL INDEX MODE are as follow.




Fig.5.24 Memory map in the LABEL INDEX MODE

Maximum address that can be changed varies depending upon type and quantity of connected DRAMs. In any case, address 0 (HEX) ~ FFF (HEX) are used as the index area, and the succeeding address 1000 (HEX) and up become the voice data area.

Start address, stop address, and bit rate are recorded in the index area by the TC8832F at the recording. And data read out from this area are loaded on the address counter before the play-back.

5.6.1 Recording of Phrase

In performing the recording newly, Reset the TC8832F by the \overline{ACL} signal or CLEAR command then address counter is preset to 1000 (IIEX).

A bit rate and a phrase No. are specified and start signal is issued, then the recording starts. The contents of the address counter (Start address) is written into the index area of DRAM before recording. During the recording, the value of the address counter is increased successively.

When the stop signal is issued during the recording, the recording ends and the contents of the address counter (Stop address) and bit rate are written into the index area. Thereafter the value of the address counter are added with one to prepare for next recording.

TOSHIBA (UC/UP)

64E D-

To perform the recording for other phrase successively, phrase No. , is newly designated and the start signal is issued (Fig. 5.25).




Fig.5.25 In case of recording two phrases

5.6.2 Play-back of Phrase

When any recorded phrase No. is selected and start input is given, voice corresponding to that phrase No. is reproduced. Phrase No. can be designated irrespective of sequence of the recording. Further, it is also possible to stop speaking by giving the stop input during play-back. Thereafter, when the start input is given again using the same phrase No. , the play-back is performed from the beginning of that phrase. It is also possible to pause under play-back.

If the play-back is started by designating phrase No. that was not used for the recording, what sound is reproduced is uncertain. However, it is possible to stop the play-back by giving the stop input.

The play-back is started after the start address, stop address and bit rate are set in the TC8832F from the index area of DRAM. When the play-back ends, the value of the address counter are added with (+ 1)

5.6.3 Addition of Phrase

First, reproduce the last phrase at the recording completely so that the address counter can indicate the address next to the stop address of the last phrase. Change the play-back waiting state to the recording waiting state. Don't reset the TC8832F at this time. When the recording is made by designating any unrecorded phrase No. to be added.

5.6.4 Change of Phrase Contents

To change the contents of phrases that have been once recorded, reproduce a phrase preceding the phrase to be changed to make the address counter indicate the start address of the phrase to be changed. (For example, when phrases have been recorded in order of 5-7-3-6 and the contents of phrase No. 3 is necessary to change, reproduce phrase No. 7 completely).



Don't reset the TC8832F at this time. When the recording is made by designating phrase No. to be changed successively, the contents of that phrase are changed to new contents.

If the recording time of the new phrase is longer than that of phrase before change, the first part of next phrase may be changed (Fig. 5.26). When the changed phrase is reproduced under this state, the new contents are spoken properly but when it is tried to reproduce next phrase, the play-back is started at the middle of the changed phrase to the end and then sound is reproduced successively from the middle of next phrase. This is phenomenon that is taken place as the start address of next phrase written in the index area remains unchanged from the previous address.

On the contrary, when the recording time of the new phrase is shorter than before change, the late part data of the phrase before change is left. When new phrase is reproduced, it stops at the end properly. Needless to say, next phrase is also properly reproduced. In this case, the part between the stop address of the changed phrase and the start address of next phrase is not used.




Fig.5.26 Change of phrase contents

5.6.5 LABEL INDEX MODE Operations

The operations of the TC8832F and DRAMs in LABEL INDEX MODE are described in the following.




Fig.5.27 Recording




Fig.5.28 Play-back

TOSHIBA (UC/UP)

64E D

5.6.6 The Index Area

The index area is used for the recording / play-back at the manual control and LABEL INDEX MODE at the CPU control. This area consists of 4K bits from address 0 (HEX) to FFF (HEX), securing for 64 phrase (64 bits per phrase).

At the recording, start address, stop address and bit rate of each phrase are written into index area. And at the play-back, the contents of this area are read out and set in the address counter, etc. The contents of the index area for each phrase are shown in the table 5.11. A0~A23 denote the start address, S0~S23 the stop address, and A23 and S23 represent the most significant bits of them respectively. Further, BR0 and BR1 denote bit rate which are identical to those to be set by the CNDT command, the same contents as written 3 times.

Bit rate is written at both the manual control and CPU control. Read out of bit rate at time of play-back, however, is carried out only at the CPU control. At the CPU control, the same value of bit rate at the recording is automatically set as the bit rate at the play-back. However, at the manual control, the bit rate at the recording and that at the play-back can be set independently by BPS0 and BPS1 terminals.

To read out the contents of the index area, obtain the top address of the index area corresponding to each phrase from phrase No. , and after setting it in the address counter by the ADLD1 command, read it in unit of 4 bits by the DTRD command. On the contrary, to write data into the index area, after setting the top address of the index area in the same manner as above, write data by the DTWR command.

2

Table 5.11 Memory map of index area

Address of DRAM A11	A0	Data	Address of DRAM A11	A0	Data
PPPPPP	000000	A23	PPPPPP	100000	S23
	000001	A22		100001	S22
	000010	A21		100010	S21
	000011	A20		100011	S20
	000100	A19		100100	S19
	000101	A18		100101	S18
	000110	A17		100110	S17
	000111	A16		100111	S16
	001000	A15		101000	S15
	001001	A14		101001	S14
	001010	A13		101010	S13
	001011	A12		101011	S12
	001100	A11		101100	S11
	001101	A10		101101	S10
	001110	A 9		101110	S 9
	001111	A 8		101111	S 8
	010000	A 7		110000	S 7
	010001	A 6		110001	S 6
	010010	A 5		110010	S 5
	010011	A 4		110011	S 4
	010100	A 3		110100	S 3
	010101	A 2		110101	S 2
	010110	A 1		110110	S 1
	010111	A 0		110111	S 0
	011000	-		111000	-
	011001	-		111001	-
	011010	BR1		111010	-
	011011	BR0		111011	-
	011100	BR1		111100	-
	011101	BR0		111101	-
	011110	BR1		111110	-
	011111	BR0		111111	-

PPPPPP = Phrase No.
A0~A23 = Start address
S0~S23 = Stop address
BR0~BR1 = Bit rate
- = Unused

TOSHIBA (UC/UP)

64E D

5.7 Other Functions

5.7.1 Voice Trigger Function

The TC8832F has the voice trigger function to start recording only when a voice signal over the trigger level is applied to the ADI terminal. This function eliminates unnecessary silent from the beginning of recording and allows efficient use of DRAMs.

(1) Recording

To perform the recording by the voice trigger, place the system in the trigger waiting state by setting the \overline{WR} terminal at H level at the manual control or by issuing the TRIG command or LABEL command at the CPU control.

When a signal over the specified trigger level is applied to the ADI terminal under this state, the address counter of TC8832F begins to operate and recording starts. The output from the EOS terminal or EOS bit of the status register change at this point of time.

(2) Releasing trigger waiting state

To return to the recording waiting state by releasing the trigger waiting state, give the recording stop input. That is, set one of the \overline{CE} , \overline{RD} and \overline{WR} at H level at the manual control. Further, at the CPU control, issue one of the STOP, START and TRIG commands.

However, be careful at the address counter increase by values shown in the following table. Further, it is intended to perform the recording in the label index mode, stat address and stop address are written into the index area in DRAM

Table 5.12 Releasing trigger waiting state and address counter increment

	Stop input	Address counter
Manual control	\overline{CE} , \overline{WR}	+ 1H
	\overline{RD} (CHAT = L)	+ 400H (max.)
	\overline{RD} (CHAT = H)	+ 4H (max.)
CPU control	STOP, START TRIG commands	+ 1H (max.)

(3) Play-back

Play-back starts immediately irrespective of level of signal that is applied to the ADI terminal.

(4) Timing of voice trigger




Fig.5.29 Timing of voice trigger

Table 5.13 Delay time of voice trigger

SYMBOL	ITEM	CONDITION	MIN	TYP	MAX	UNIT
t_{TEN}	Trigger enable time	CHAT = L	$20960 / f_{CLK}$	-	-	sec
		CHAT = H	$400 / f_{CLK}$	-	-	
t_{TRG}	Trigger pulse width	11 Kbps	$720 / f_{CLK}$	-	-	
		16 Kbps	$480 / f_{CLK}$	-	-	
		22 Kbps	$360 / f_{CLK}$	-	-	
		32 Kbps	$240 / f_{CLK}$	-	-	
t_{ED5}	EOS Delay Time 5	11 Kbps	-	-	$740 / f_{CLK}$	
		16 Kbps	-	-	$500 / f_{CLK}$	
		22 Kbps	-	-	$380 / f_{CLK}$	
		32 Kbps	-	-	$260 / f_{CLK}$	

※ Trigger level is refer to section 7.5.3 characteristics.

f_{CLK} = Oscillation frequency (Hz)

(5) Precautions

A signal which is applied to ADI terminal should be biased to V_{ref} . If this bias has an offset, apparent trigger level changes by that offset. Further, if offset of the bias is over the specified trigger level, the recording starts even when no voice is input.

TOSHIBA (UC/UP)

64E D

5.7.2 Endless Recording Function

The TC8832F has the endless recording function. To use the function, the ENDLS terminal should be set at H level.

(1) Recording

When the ENDLS terminal is set at H level, if the address counter exceeds the maximum address of DRAMs, which is determined by the RS1, RS2, M1 and M2 terminals, at the recording, it returns to 0 (HEX) and continues the recording. (When the ENDLS terminal is at L level, in the LABEL INDEX MODE at the CPU control or manual control, the recording stops)

When the stop input is given, the recording ends and the contents of the address counter at that time are transferred to the stop address register and thereafter, the address counter is added by one. Under this state, therefor, voice in the past for a loop time that is determined by maximum address and bit rate is recorded on DRAMs and corresponding address are set in the address counter and stop address register.




Fig 5.30 Example of endless with one 256K DRAM at 32Kbps

(2) Play-back

After changing the recording waiting state to the play-back waiting state under above mentioned state, when the start input is given, the play-back for loop time is carried out once and stopped. Since the contents of the address counter have returned to the state before the play-back, the same contents can be reproduced again. Through it is possible to stop the play-back in the middle by giving the stop input, if the start input is given again, the play-back starts from the part following the stopped part and stops at the end of the loop (the end point of the recording).

2

(3) Precautions

If the recording is stopped before reaching the loop time, the not used recording part of DRAM is also reproduced.

When the ENDLS terminal is set at H level at the manual control, start address and stop address are not written into the index area. In addition, specification of phrase No. is ignored.

When the ENDLS terminal is set at H level at the CPU control, the label command cannot be used. The START command or TRIG command shall be used.

When the \overline{ACL} terminal is set at L level, reset to internal state and play-back cannot be made.

5.7.3 Pause Function

The TC8832F has the pause function at the play-back.

(1) At the manual control

When the \overline{CE} terminal is set at H level under the play-back, the play-back is paused. When an H level signal (start input) is applied to the \overline{RD} or \overline{WR} terminal, the play-back is continued. Further, when an H level signal (stop input) is given to the \overline{CE} terminal again under the play-back pause state, the system returns to the play-back waiting state.

(2) At the CPU control

When the STOP command is input during the play-back, the play-back is paused. When the START or TRIG command is issued under this state, the play-back is carried out continuously. Further when the STOP command is again issued under the play-back pause state, the system returns to the play-back waiting state.

(3) Common specification

Under the play-back pause state, the EOS terminal is kept at L level and EOS flag in the status register is kept at reset. When the state is released and it returns to the play-back waiting state, they are changed to H level and set, respectively.

TOSHIBA (UC/UP)

64E D

5.7.4 Pop Noise Cancel Function

The TC8832F has the function to reduce pop noise which is produced at the end of recording and play-back.

(1) Recording

Once the stop input is given under the recording, the recording is stopped when a voice signal at the ADI terminal becomes smaller than the specified level. However, if the address counter overflows under the recording, the recording ends immediately irrespective of voice signal level.

(2) play-back

Once the stop input is given under the play-back, the play-back is stopped when a voice signal to be reproduced becomes smaller than the specified level. However, the system is placed in the pause status irrespective of voice level. Further, if the stop input is given under play-back pause state, the system is placed in the play-back waiting state irrespective of voice level.

(3) Precautions

A signal which is applied to the ADI terminal should be biased to V_{ref} . If this bias has an offset over the specified level, the recording will not stop even when the stop input is given under the recording.

5.8 Maximum Address of DRAM

When the contents of the address counter reach the maximum address under the recording in the LABEL INDEX MODE at the CPU control or manual control, the TC8832F stops the recording automatically. In this case, the maximum address is stored as the stop address of a phrase. Further, the address counter is preset at address 1000 (HEX).

In the case of one phrase recording / play-back, the stop input or stop command is unnecessary.

This maximum address changes according to the settings of RS1, RS2, M1 and M2 terminals. These terminals should be set according to kind and quantity of externally connected DRAMs (table 5.14).

Table 5.14 Maximum address

External DRAM	RS2	RS1	M2	M1	Maximum address
256K DRAM 1pc.	0	0	0	0	3FFFFH
" 2pcs.	0	0	0	1	7FFFFH
" 3pcs.	0	0	1	0	BFFFFH
" 4pcs.	0	0	1	1	FFFFFFH
1M DRAM 1pc.	0	1	0	0	FFFFFFH
" 2pcs.	0	1	0	1	1FFFFFFH
" 3pcs.	0	1	1	0	2FFFFFFH
" 4pcs.	0	1	1	1	3FFFFFFH
4M DRAM 1pc.	1	X	0	0	3FFFFFFH
" 2pcs.	1	X	0	1	7FFFFFFH
" 3pcs.	1	X	1	0	BFFFFFFH
" 4pcs.	1	X	1	1	FFFFFFFH

0 = L level
 1 = H level
 X = Don't care

TOSHIBA (UC/UP)

64E D

5.9 Internal Status

The internal status of TC8832F is shown below.

- ① Operation mode (Recording / play-back and recording / play-back waiting state).
- ② Stand-by mode (Only refreshing DRAM and stop recording / play-back).
- ③ Off mode (Stop all functions).

CAS before RAS refresh mode is employed


Table 5.15 The internal status of TC8832F

	Setting of pin		State	Ceramic oscillator	RC oscillator	Refresh	
	STBY	OFF				Source of clock	Cycle
Operation mode	L	L	Operating	○	○	Ceramic oscillator	15.3 μ s ^{Note 1)}
Stand-by mode	H	*	Stop	X	○	RC oscillator	125 μ s ^{Note 2)} (max.)
Off mode	L	H	Stop	X	X	Stop	-

- * Don't Care
- Operating
- X Stop

Note 1) At ceramic resonator of 655 kHz is connected.

Note 2) Refresh cycle is determined by external resistor (maximum cycle is 125 μ s).



5.9.1 Operation Mode

When the both STBY and OFF terminals set at L level, the TC8832F is placed at operation mode. Operation mode uses ceramic and RC oscillator. However, system clock is made by mainly ceramic oscillator.

A current consumption is maximum at this state.

5.9.2 Stand-by Mode

When the STBY terminal set at H level, the TC8832F is placed at stand-by mode (OFF terminal is set at any H or L level). At this state, the ceramic oscillator stops and recording / play-back doesn't work. However, RC oscillator continues to oscillate, So that refresh can be made and the contents of DRAMs can be remained. And system power is down.

This mode does not accept to start / stop input at the manual control and any command at the CPU control.

Internal state is same as rest operation (refer to 5.8 reset operation).

Since refresh cycle by RC oscillator is longer than by ceramic oscillator, current consumed by DRAMs is decreased. The value of external resistor should be adjusted so that a specification of refresh rate of DRAM can be satisfied. A resistance of 330k Ω ~ 680k Ω is recommended.

(Note) Low power 1M bit DRAM is for example, TC511000 APL etc.

5.9.3 Off Mode

When the STBY terminal set at L level and OFF terminal set at H level, the TC8832F is placed at off mode.

Ceramic oscillator and RC oscillator stop oscillation, no refresh signal is generated and all output terminals become H level. So the contents of DRAM is lost. But current consumption is minimized at this state.




Fig.5.31 Main clock of refresh

2

5.10 Input Resister

5.10.1 Pull down Resister

Some pull down resistors are connected according to a terminal condition, and others are always connected.

Table 5.16 Pull down resister

Terminal name	Condition
TEST	Normal connect
\overline{CE} , \overline{RD} , \overline{WR}	CPUM = CHAT = L
D0~D3, MREC	CPUM = CHAT = STBY = OFF = L

5.10.2 Pull up Resister

Some pull up resistors are connected according to a terminal condition, and others are always connected.

Table 5.17 Pull up resister

Terminal name	Condition
\overline{ACL} , DIN	Normal connect
STBY	OFF = L

TOSHIBA (UC/UP)

64E D

5.11 Reset Operation

5.11.1 The Status under Reset Operation

When the \overline{ACL} terminal is set at L level, TC8832F stops all operation such as recording / play-back.

However, the refresh counter continues to operate and therefore, the contents of DRAMs remain unchanged.

Further, BUSY flag in status register becomes set during this period.

5.11.2 The Status after Reset Operation

When the \overline{ACL} terminal becomes from L to H level, the internal state of TC8832F is initialized as shown below.

- (1) Set the play-back waiting state.
- (2) Address counter and stop address register are preset to 1000 (HEX).
- (3) ADDRESS OVERFLOW DETECTOR and ADDRESS COMPARATOR FLIP FLOP are reset.
- (4) At the CPU control, bit rate becomes 32kbps, and silence status is released.
- (5) REC and OVR flag in status register are reset.

After terminating the above completely, BUSY flag is reset.

5.11.3 Reset Processing after Power ON

When the after power on, the following items become unstable.

- (1) Recording and play-back state.
- (2) Address counter.
- (3) ADM analysis / synthesis circuit.
- (4) Other processing circuits such as start and stop processing.

Therefore, to initialize this unstable condition and assure proper operations, apply \overline{ACL} signal.

\overline{ACL} signal to be given after power ON and it's pulse width are shown in Fig. 5.32.

2




Fig 5.32 \overline{ACL} pulse width

However, if width of t_{DA} after power ON is long, the unstable status lasts and causes malfunction (start recording / play-back, etc.) in Fig. 5.32.

So, a power on reset circuit is constructed by attaching a $1\mu F$ capacitor to the \overline{ACL} terminal, makes the system initialization is possible immediately after power ON as illustrated in Fig. 5.33.




Fig.5.33 Power on reset circuit

TOSHIBA (UC/UP)

64E D





Fig 5.34 $\overline{A-CL}$ input at power on reset

However, the power on reset is effective only for a rapid step power rise and when power rise is gentle or power on / off is repeated in short cycle, no system initialization is performed.

Further, if the $\overline{A-CL}$ terminal can be controlled by a CPU regardless of power on / off at TC8832F side, the system initialization can be made as shown in Fig. 5.35




※ Note $t_{BY'}$ is a time that is required to stabilize oscillation after power on and it varies depending on an external oscillation device. (Several ms in case of CSB655)

Fig.5.35 System initialization by CPU control

2

5.12 Address Counter

An address counter of TC8832F is divided into row address as lower side and column one as upper side.



	Terminal name →	A10	A0	A10	A0
Designate address	4M	Column		Row	
		A21	A11	A10	A0
	1M	A19	A10	A9	A0
	256K	A17	A9	A8	A0


Fig.5.36 Output address

TOSHIBA (UC/UP)


64E D

5.13 Access Timing at DRAM

(1) At recording (DRAMs write cycle) with 32Kbps bit rate.



(2) At play-back (DRAMs read cycle) with 32Kbps bit rate.



※ An : Output address
 VALID DATA : Voice data

Note Designates the refreshed address in above conditions
 every 6 addresses at 11 Kbps.
 every 4 addresses at 16 Kbps.
 every 3 addresses at 22 Kbps.
 per one cycle of read / write.

Fig.5.37 Access timing of DRAMs



TOSHIBA (UC/UP)

64E D

5.14 Precautions

5.14.1 At the Both CPU Control and Manual Control.

- Terminals of RS1, RS2, M1, M2 and ENCLS should not be changed during the recording / play-back operation.
- During the initialization, operation such as recording / play-back stop. However, the refresh counter continues to operate so that, the contents of DRAMs can remain unchanged.
- When the DRAMs capacity is fully used, subsequent recording is not allowed to protect the data stored in DRAMs. Therefore, to make the recording newly, reset the address counter again by the \overline{ACL} terminal at the manual control or NOP and CLEAR command at the CPU control.

5.14.2 At the Manual Control.

- The selection of phrase, bit rate and recording / play-back are read by start input and not changed until next start input given. That is, TC8832F does not care those conditions (H or L level) after start operation has done.

5.14.3 At the CPU Control


- Under the recording / play-back and play-back pause states, any command other than START, STOP and TRIG commands should not be given. When other commands are given to the TC8832F, the operation becomes unstable.
- The recording by the LABEL command will always start by the voice trigger function.
- Do not issue any undefined command codes which are not listed on the commands list. If issue, the operation will become unstable.

5.15 Pin Description

5.15.1 Connection of DRAMs

The TC8832F uses DRAMs (Dynamic RAMs) for the storage of voice data.

Up to 4 pieces of 256K, 1M or 4M bit DRAMs are directly connected to the TC8832F. But it is impossible to connect together with different capacity DRAMs in capacity.



※ A9, A10 terminals are not used for 256K DRAM.
A10 terminal is not used 1M DRAM.

Fig.5.38 Connection of DRAM (In case of 4M DRAM)

2

Fig. 5.38 shows the connection with DRAM. In case of two or more DRAMs, $\overline{\text{CAS1}}$ terminal of TC8832F must be connected to the $\overline{\text{CAS}}$ terminal of 1'st DRAM, the $\overline{\text{CAS2}}$ to the $\overline{\text{CAS}}$ of 2'nd DRAM and so on. That is, $\overline{\text{CAS1}}\sim\overline{\text{CAS4}}$ terminals must be connected to the $\overline{\text{CAS}}$ terminals of each DRAM respectively. Other terminals for DRAM of TC8832F may be connected in parallel to every DRAM.

Some terminals of TC8832F must be set high or low according to the type and number of DRAM to be connected. These conditions shown in table 6.1 must not be changed during recording or reproducing operation.

Table 5.18 Terminal setting according to type and number of DRAMs

Terminal name DRAM capacity	RS2	RS1
256K bits	0	0
1M bits	0	1
4M bits	1	X

Terminal name DRAM quantity	M2	M1
1 pc.	0	0
2 pcs.	0	1
3 pcs.	1	0
4 pcs.	1	1

0 = L level
1 = H level
X = Don't care

Refer to table 6.2, an example of to connectable DRAM.


Table 5.19 An example of connectable DRAM

Capacity	Model	Stand-by mode
4M bits	TC514100xL	possible
1M bits	TC511000Ax	Impossible
	TC511000AxL (Low power type)	possible
256K bits	TMM41256Ax	Impossible

5.16 Clock Generator

TC8832F has two clock generators, ceramic resonator and capacitor are connected between XIN and XOUT terminals, and a resistor is connected between RIN and ROUT terminals.

If using external clock, it should be fed to XIN terminal directly. (XOUT should be left open).



Note) Adjust value of external resistor so that an appropriate refresh rate can be got. A recommended value of external resistor is 330kΩ to 680kΩ. Please refer also to DRAM specification.

Fig.5.39 Oscillator



5.17 Analog Circuit

The TC8832F incorporates microphone amplifier and band pass filter. Therefore, voice recording / play-back system is easily composed with a microphone and an audio amplifier circuit.

5.17.1 Microphone Amplifier Part




Fig.5.40 Connection of microphone

Microphone amplifier includes two stage.

- ① Between MICIN and C1 → Gain is about 26dB
- ② Between C2 and MICOUT → Gain is about 20dB

So, there are three ways ①, ②, and ①+②. One is selected according to the type of microphone. C1 or MICOUT terminal should be connected to ADI terminal at the case of ①, ②, and ①+②, respectively.




Fig.5.41 Frequency characteristics of microphone amplifier
(Between MICIN and MICOUT)

Fig.5.41 Shows microphone amplifier characteristic between MICIN and MICOUT with couplings C1 and C2.

Further, when on-chip Microphone amplifier is not used, it is possible to apply voice signal directly into ADI terminal. If a voice signal which is applied to ADI terminal is not biased to Vref level, a coupling capacitor of about $0.1 \mu\text{F} \sim 1 \mu\text{F}$ should be inserted into the circuit.



5.17.2 Filter Part

The frequency characteristic of the band pass filter which is on chip the TC8832F is shown in Fig. 5.42.

The band pass filter consists of a combination of the 1st order high pass filter and 2nd order low pass filter. Cut off frequency of the low pass filter can be changed by setting of the LPF terminal.




Fig.5.42 Frequency characteristics of band pass filter
(Between FILIN and FILOUT)




Fig.5.43 Connection of audio amplifier

5.17.3 Equivalent Circuit





Fig.5.44 Equivalent circuit of analog part



6. ELECTRICAL CHARACTERISTICS

6.1 Absolute Maximum Rating

SYMBOL	ITEM	RATING	UNIT
V _{DD}	Supply voltage	- 0.3 ~ 6.0	V
V _{IN}	Input voltage	- 0.3 ~ V _{DD} +0.3	V
V _{OUT}	Output voltage	- 0.3 ~ V _{DD} +0.3	V
T _{STG}	Storage temperature	- 55 ~ 125	°C

6.2 Recommended Operating Conditions

SYMBOL	ITEM	RATING	UNIT
V _{DD}	Supply voltage	4.5 ~ 5.5	V
V _{IN}	Input voltage	0 ~ V _{DD}	V
V _{OUT}	Output voltage	0 ~ V _{DD}	V
T _{OPR}	Operating temperature	- 10 ~ 70	°C
f _{CLK1}	Operating frequency (Ceramic Oscillation)	640 ~ 1000	kHz
f _{CLK2}	Operating frequency (RC Oscillation)	32 ~ 66	kHz

6.3 DC Characteristics (V_{DD} = 5V ± 10%, Ta = 25°C)

SYMBOL	ITEM	CONDITION	MIN	TYP	MAX	UNIT	
I _{IH}	Input high current (D0~D3, WR, RD, CE, BPS0.1, MREC, ENDS)	V _{IN} = V _{DD} , CPUM = L CHAT = L, OFF = L, STBY = L	20	100	500	μA	
I _{IL1}	Input low current 1 (DIN, STBY)	V _{IN} = 0V	20	100	500		
I _{IL2}	Input low current 2 (ACL)	V _{IN} = 0V	250	500	1000		
I _{ILK}	Input leakage current	V _{IN} = 0~V _{DD} , CPUM = H	-	-	10	V	
V _{IH1}	Input high voltage 1	DIN, D0~D3, WR, RD, CE	2.4	-	-		
V _{IH2}	Input high voltage 2	Except above	4.1	-	-		
V _{IL1}	Input low voltage 1	DIN, D0~D3, WR, RD, CE	-	-	0.8		
V _{IL2}	Input low voltage 2	Except above	-	-	0.4		
I _{OH}	Output high current	V _{OUT} = 2.4 V	0.5	-	-	mA	
I _{OL}	Output low current	V _{OUT} = 0.8 V	0.5	-	-		
I _{SS1}	Supply current 1 (V _{SS1})	Operation mode	Under no signal	I _{OUT} = 0 mA	-	2	μA
		Stand-by mode		I _{OUT} = 0 mA	-	50	
		Off mode		I _{OUT} = 0 mA	-	10	
I _{SS2}	Supply current 2 (V _{SS2})	Operation mode	Under no signal	I _{OUT} = 0 mA	-	2	μA
		Stand-by mode		I _{OUT} = 0 mA	-	10	
		Off mode		I _{OUT} = 0 mA	-	10	

- Precautions:
- 1) Each TYP. value is under V_{DD} = 5.0V, Ta = 25°C
 - 2) MIN, MAX. values are defined by their absolute values.
 - 3) Supply current measured with external clock generator of 655kHz at operation mode and 46kHz at stand-by mode




6.4 AC Characteristics ($V_{DD} = 5V \pm 10\%$, $T_a = 25^\circ C$, $f_{CLK} = 655kHz$, $C_L = 50pF$)


6.4.1 Data Read (read status register)

SYMBOL	ITEM	MIN	TYP	MAX	UNIT
t_{ACC}	Read access time	—	—	300	ns
t_{OD}	Output disable time	—	—	150	

Data read (1)




Data read (2)




6.4.2 Data Write (write of command)

SYMBOL	ITEM	MIN	TYP	MAX	UNIT
t_{DS}	Data set up time	100	—	—	ns
t_{DH}	Data hold time	150	—	—	
t_{WRP}	\overline{WR} pulse width	300	—	—	

Data write (1)



Data write (2)



Don't Care


- Input level
- $V_{IH} = 2.6V$
 - $V_{IL} = 0.6V$

- Comparison level
- $V_{IH} = 2.4V$
 - $V_{IL} = 0.8V$
 - $V_{OH} = 2.4V$
 - $V_{OL} = 0.8V$

2

6.4.3 Voice Analysis (recording)


SYMBOL	ITEM	MIN	TYP	MAX	UNIT
t_{ASR}	Row address set up time	150	—	—	ns
t_{RAH}	Row address hold time	350	763	—	
t_{RAS}	\overline{RAS} pulse width	—	2.29	—	μs
t_{ASC}	Column address set up time	150	—	—	ns
t_{CAH}	Column address hold time	3.00	3.81	—	μs
t_{CAS}	\overline{CAS} pulse width	—	763	—	ns
t_{WCS}	Write command set up time	350	763	—	ns
t_{WEP}	\overline{WE} pulse width	—	1.53	—	μs
t_{DWS}	Data output set up time	4.0	—	—	μs
t_{DWH}	Data output hold time	25.0	—	—	



Comparison level
 $V_{OH} = 2.2V$
 $V_{OL} = 0.8V$

6.4.4 Voice Synthesis (Play-back)

SYMBOL	ITEM	MIN	TYP	MAX	UNIT
t_{DCS}	Data input set up time	500	—	—	ns
t_{DCH}	Data input hold time	0	—	—	



Note : Excepting t_{DCS} , t_{DCH} the values applied in the above are the same as those at voice analysis.

Input level


- $V_{IH} = 2.4V$
- $V_{IL} = 0.6V$

Comparison level

- $V_{IH} = 2.2V$
- $V_{IL} = 0.8V$
- $V_{OH} = 2.2V$
- $V_{OL} = 0.8V$


6.4.5 $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh

SYMBOL	ITEM	MIN	TYP	MAX	UNIT
t_{CSR}	$\overline{\text{CAS}}$ set up time	0.1	—	1.5	μs
t_{RAS}	$\overline{\text{RAS}}$ pulse width	0.2	—	6	
t_{CAS}	$\overline{\text{CAS}}$ pulse width	0.2	—	6	
t_{RC}	Refresh rate at operation mode	10.0	15.3	15.6	
	Refresh rate at stand-by mode	—	—	125	



Note : Refresh rate at the stand-by mode should be adjusted by external resistor connected between RIN and ROUT terminals.

6.4.6 Measurement Circuit



6.5 Characteristics of Analog Circuit

(Unless otherwise specified : VSS1 = VSS2 = 0V, VDD = 5V, Ta = 25 °C, fin = 1 kHz)

6.5.1 Microphone Amplifier

SYMBOL	ITEM	TERMINALS	CONDITION	MIN	TYP	MAX	UNIT
V _{IN1}	Input voltage range	MICIN	MICAMP (1) + (2)	-	12	16	mV _{p-p}
V _{IN2}		MICIN	MICAMP (1)	-	120	160	
V _{IN3}		C2	MICAMP (2)	-	240	320	
G _{V1}	Pass band gain	MICIN - MICOUT	V _{IN} = 12mV _{p-p} f _{IN} = 100Hz~10kHz	-	46	-	dB
G _{V2}		MICIN - C1		-	26	-	
G _{V3}		C2 - MICOUT		-	20	-	
THD	Total harmonic distortion	MICIN - MICOUT	V _{IN} = 12mV _{p-p} f _{IN} = 100Hz~10kHz	-	-	2	%
R _{IN1}	Input impedance	MICIN	-	20	30	40	kΩ
R _{IN2}		C2		20	30	40	
R _{OUT1}	Output impedance	C1	-	-	5	-	kΩ
R _{OUT2}		MICOUT		-	5	-	

6.5.2 Band Pass Filter

SYMBOL	ITEM	TERMINALS	CONDITION	MIN	TYP	MAX	UNIT
V _{IN}	Input voltage range	FILIN	-	-	2.4	2.6	V _{p-p}
G _V	Pass band gain	FILIN - FILOUT	V _{IN} = 1.0V _{p-p} , LPF = V _{DD} f _{IN} = 100Hz~10kHz	-30	-	2	dB
THD	Total harmonic distortion	FILIN - FILOUT	V _{IN} = 1.0V _{p-p} , LPF = V _{DD}	-	-	4	%
R _{IN}	Input impedance	FILIN	-	-	7	-	MΩ
R _{OUT}	Output impedance	FILOUT	-	-	5	-	kΩ



6.5.3 Audio In

SYMBOL	ITEM	TERMINAL	CONDITION	MIN	TYP	MAX	UNIT
V_{IN}	Input voltage range	ADI	-	-	± 1.2	± 1.6	V
R_{IN}	Input impedance	ADI	-	-	50	-	k Ω
V_{TRIG}	Voice trigger level	ADI	-	-	± 160	-	mV
V_{SLNT}	Stop recording / play-back level	ADI	-	-	± 310	-	mV


6.5.4 Audio Out

SYMBOL	ITEM	TERMINAL	CONDITION	MIN	TYP	MAX	UNIT
R_{OUT}	Output impedance	DAO	-	-	5	-	k Ω

Note Values of input voltage range, voice trigger level and stop recording / play-back level are measured as signals biased to V_{ref} .

6.5.5 Measurement Circuit of Analog Part


(V_{IN} , V_G , THD)




7. OUTLINE DRAWINGS

60 PIN MINI FLAT PACKAGE
(QFP60-P-1414A)

Unit in mm



8. APPLICATION CIRCUIT
MANUAL CONTROL TYPE



- * 0.1μF capacitor is needed between VCC and VSS of each DRAM.
- * Other pins of TC8832F should be left open.

