

100-Pin TQFP      **8Mb Pipelined and Flow Through**      100 MHz–66 MHz  
 Commercial Temp      **Synchronous NBT SRAMs**      3.3 V  $V_{DD}$   
 Industrial Temp           2.5 V and 3.3 V  $V_{DDQ}$

### Features

- 512K x 18 and 256K x 36 configurations
- User configurable Pipeline and Flow Through mode
- NBT (No Bus Turn Around) functionality allows zero wait read-write-read bus utilization
- Fully pin compatible with both pipelined and flow through NtRAM™, NoBL™ and ZBT™ SRAMs
- Pin compatible with 2M, 4M and 16M (future) devices
- 3.3 V +10%/–5% core power supply
- 2.5 V or 3.3 V I/O supply
- $\overline{LBO}$  pin for Linear or Interleave Burst mode
- Byte write operation (9-bit Bytes)
- 3 chip enable signals for easy depth expansion
- Clock Control, registered address, data, and control
- ZZ Pin for automatic power-down
- JEDEC-standard 100-lead TQFP package

		-11	-100	-80	-66
Pipeline 3-1-1-1	$t_{Cycle}$	10 ns	10 ns	12.5 ns	15 ns
	$t_{KQ}$	4.5 ns	4.5 ns	4.8 ns	5 ns
	$I_{DD}$	210 mA	210 mA	190 mA	170 mA
Flow Through 2-1-1-1	$t_{KQ}$	11 ns	12 ns	14 ns	18 ns
	$t_{Cycle}$	15 ns	15 ns	15 ns	20 ns
	$I_{DD}$	150 mA	150 mA	130 mA	130 mA

### Functional Description

The GS880Z18/36T is an 8Mbit Synchronous Static SRAM. GSI's NBT SRAMs, like ZBT, NtRAM, NoBL or other pipelined read/double late write or flow through read/single


late write SRAMs, allow utilization of all available bus bandwidth by eliminating the need to insert deselect cycles when the device is switched from read to write cycles.

Because it is a synchronous device, address, data inputs, and read/ write control inputs are captured on the rising edge of the input clock. Burst order control ( $\overline{LBO}$ ) must be tied to a power rail for proper operation. Asynchronous inputs include the sleep mode enable (ZZ) and Output Enable. Output Enable can be used to override the synchronous control of the output drivers and turn the RAM's output drivers off at any time. Write cycles are internally self-timed and initiated by the rising edge of the clock input. This feature eliminates complex off-chip write pulse generation required by asynchronous SRAMs and simplifies input signal timing.


The GS880Z18/36T may be configured by the user to operate in Pipeline or Flow Through mode. Operating as a pipelined synchronous device, in addition to the rising-edge-triggered registers that capture input signals, the device incorporates a rising-edge-triggered output register. For read cycles, pipelined SRAM output data is temporarily stored by the edge triggered output register during the access cycle and then released to the output drivers at the next rising edge of clock.

The GS880Z18/36T is implemented with GSI's high performance CMOS technology and is available in a JEDEC-standard 100-pin TQFP package.


**Flow Through and Pipelined NBT SRAM Back-to-Back Read/Write Cycles**



### GS880Z18T Pinout




### GS880Z36T Pinout



### 100 Pin TQFP Pin Descriptions

Pin Location	Symbol	Type	Description
37, 36	A <sub>0</sub> , A <sub>1</sub>	In	Burst Address Inputs; preload the burst counter
35, 34, 33, 32, 100, 99, 83, 82, 81, 50, 49, 48, 47, 46, 45, 44	A <sub>2</sub> –A <sub>17</sub>	In	Address Inputs
80	A <sub>18</sub>	In	Address Input (x18 Version Only)
89	CK	In	Clock Input Signal
93	$\overline{B}_A$	In	Byte Write signal for data inputs DQ <sub>A1</sub> –DQ <sub>A9</sub> ; active low
94	$\overline{B}_B$	In	Byte Write signal for data inputs DQ <sub>B1</sub> –DQ <sub>B9</sub> ; active low
95	$\overline{B}_C$	In	Byte Write signal for data inputs DQ <sub>C1</sub> –DQ <sub>C9</sub> ; active low (x32/x36 Versions Only)
96	$\overline{B}_D$	In	Byte Write signal for data inputs DQ <sub>D1</sub> –DQ <sub>D9</sub> ; active low (x32/x36 Versions Only)
88	$\overline{W}$	In	Write Enable; active low
98	$\overline{E}_1$	In	Chip Enable; active low
97	E <sub>2</sub>	In	Chip Enable; active high; for self decoded depth expansion
92	$\overline{E}_3$	In	Chip Enable; active low, for self decoded depth expansion
86	$\overline{G}$	In	Output Enable; active low
85	ADV	In	Advance / Load—Burst address counter control pin
87	CKE	In	Clock Input Buffer Enable; active low
58, 59, 62, 63, 68, 69, 72, 73, 74	DQ <sub>A1</sub> –DQ <sub>A9</sub>	I/O	Byte A Data Input and Output pins (x18 Version Only)
8, 9, 12, 13, 18, 19, 22, 23, 24	DQ <sub>B1</sub> –DQ <sub>B9</sub>	I/O	Byte B Data Input and Output pins (x18 Version Only)
51, 52, 53, 56, 57, 75, 78, 79, 1, 2, 3, 6, 7, 25, 28, 29, 30, 95, 96	NC	-	No Connect (x18 Version Only)
51, 52, 53, 56, 57, 58, 59, 62, 63	DQ <sub>A1</sub> –DQ <sub>A9</sub>	I/O	Byte A Data Input and Output pins (x36 Versions Only)
68, 69, 72, 73, 74, 75, 78, 79, 80	DQ <sub>B1</sub> –DQ <sub>B9</sub>	I/O	Byte B Data Input and Output pins (x36 Versions Only)
1, 2, 3, 6, 7, 8, 9, 12, 13	DQ <sub>C1</sub> –DQ <sub>C9</sub>	I/O	Byte C Data Input and Output pins (x36 Versions Only)
18, 19, 22, 23, 24, 25, 28, 29, 30	DQ <sub>D1</sub> –DQ <sub>D9</sub>	I/O	Byte D Data Input and Output pins (x36 Versions Only)
64	ZZ	In	Power down control; active high
14	$\overline{FT}$	In	Pipeline/Flow Through Mode Control; active low
31	$\overline{LBO}$	In	Linear Burst Order; active low
15, 16, 41, 65, 91	V <sub>DD</sub>	In	3.3 V power supply
5, 10, 17, 21, 26, 40, 55, 60, 67, 71, 76, 90	V <sub>SS</sub>	In	Ground
4, 11, 20, 27, 54, 61, 70, 77	V <sub>DDQ</sub>	In	3.3 V output power supply for noise reduction
38, 39, 42, 43, 66, 84	NC	-	No Connect

GS880Z18/36 NBT SRAM Functional Block Diagram



## Functional Details

### Clocking

Deassertion of the Clock Enable ( $\overline{\text{CKE}}$ ) input blocks the Clock input from reaching the RAM's internal circuits. It may be used to suspend RAM operations. Failure to observe Clock Enable set-up or hold requirements will result in erratic operation.

### Pipelined Mode Read and Write Operations

All inputs (with the exception of Output Enable, Linear Burst Order and Sleep) are synchronized to rising clock edges. Single cycle read and write operations must be initiated with the Advance/Load pin (ADV) held low, in order to load the new address. Device activation is accomplished by asserting all three of the Chip Enable inputs ( $\overline{\text{E}}_1$ ,  $\text{E}_2$ , and  $\overline{\text{E}}_3$ ). Deassertion of any one of the Enable inputs will deactivate the device.

Function	$\overline{\text{W}}$	$\overline{\text{BA}}$	$\overline{\text{BB}}$	$\overline{\text{BC}}$	$\overline{\text{BD}}$
Read	H	X	X	X	X
Write Byte "a"	L	L	H	H	H
Write Byte "b"	L	H	L	H	H
Write Byte "c"	L	H	H	L	H
Write Byte "d"	L	H	H	H	L
Write all Bytes	L	L	L	L	L
Write Abort/NOP	L	H	H	H	H

Read operation is initiated when the following conditions are satisfied at the rising edge of clock:  $\overline{\text{CKE}}$  is asserted low, all three chip enables ( $\overline{\text{E}}_1$ ,  $\text{E}_2$ , and  $\overline{\text{E}}_3$ ) are active, the write enable input signal  $\overline{\text{W}}$  is deasserted high, and ADV is asserted low. The address presented to the address inputs is latched in to address register and presented to the memory core and control logic. The control logic determines that a read access is in progress and allows the requested data to propagate to the input of the output register. At the next rising edge of clock the read data is allowed to propagate through the output register and onto the Output pins.

Write operation occurs when the RAM is selected, CKE is active and the write input is sampled low at the rising edge of clock. The Byte Write Enable inputs ( $\overline{\text{BA}}$ ,  $\overline{\text{BB}}$ ,  $\overline{\text{BC}}$ , and  $\overline{\text{BD}}$ ) determine which bytes will be written. All or none may be activated. A write cycle with no Byte Write inputs active is a no-op cycle. The Pipelined NBT SRAM provides double late write functionality, matching the write command versus data pipeline length (2 cycles) to the read command versus data pipeline length (2 cycles). At the first rising edge of clock, Enable, Write, Byte Write(s), and Address are registered. The Data In associated with that address is required at the third rising edge of clock.

### Flow through Mode Read and Write Operations

Operation of the RAM in Flow Through mode is very similar to operations in Pipeline mode. Activation of a read cycle and the use of the Burst Address Counter is identical. In Flow Through mode the device may begin driving out new data immediately after new address are clocked into the RAM, rather than holding new data until the following (second) clock edge. Therefore, in Flow Through mode the read pipeline is one cycle shorter than in Pipeline mode.

Write operations are initiated in the same way as well, but differ in that the write pipeline is one cycle shorter as well, preserving the ability to turn the bus from reads to writes without inserting any dead cycles. While the pipelined NBT RAMs implement a double late write protocol, in Flow Through mode a single late write protocol mode is observed. Therefore, in Flow Through mode, address and control are registered on the first rising edge of clock and data in is required at the data input pins at the second rising edge of clock.


**Synchronous Truth Table**

Operation	Type	Address	$\bar{E}1$	E2	$\bar{E}3$	ZZ	ADV	$\bar{W}$	$\bar{Bx}$	$\bar{G}$	$\bar{CKE}$	CK	DQ	Notes
Deselect Cycle, Power Down	D	None	H	X	X	L	L	X	X	X	L	L-H	High-Z	
Deselect Cycle, Power Down	D	None	X	X	H	L	L	X	X	X	L	L-H	High-Z	
Deselect Cycle, Power Down	D	None	X	L	X	L	L	X	X	X	L	L-H	High-Z	
Deselect Cycle, Continue	D	None	X	X	X	L	H	X	X	X	L	L-H	High-Z	1
Read Cycle, Begin Burst	R	External	L	H	L	L	L	H	X	L	L	L-H	Q	
Read Cycle, Continue Burst	B	Next	X	X	X	L	H	X	X	L	L	L-H	Q	1,10
NOP/Read, Begin Burst	R	External	L	H	L	L	L	H	X	H	L	L-H	High-Z	2
Dummy Read, Continue Burst	B	Next	X	X	X	L	H	X	X	H	L	L-H	High-Z	1,2,10
Write Cycle, Begin Burst	W	External	L	H	L	L	L	L	L	X	L	L-H	D	3
Write Cycle, Continue Burst	B	Next	X	X	X	L	H	X	L	X	L	L-H	D	1,3,10
NOP/Write Abort, Begin Burst	W	None	L	H	L	L	L	L	H	X	L	L-H	High-Z	2,3
Write Abort, Continue Burst	B	Next	X	X	X	L	H	X	H	X	L	L-H	High-Z	1,2,3,10
Clock Edge Ignore, Stall		Current	X	X	X	L	X	X	X	X	H	L-H	-	4
Sleep Mode		None	X	X	X	H	X	X	X	X	X	X	High-Z	


**Notes:**

- Continue Burst cycles, whether read or write, use the same control inputs; a Deselect continue cycle can only be entered into if a Deselect cycle is executed first
- Dummy read and write abort can be considered NOPs because the SRAM performs no operation. A write abort occurs when the  $\bar{W}$  pin is sampled low, but no byte write pins are active, so no write operation is performed.
- $\bar{G}$  can be wired low to minimize the number of control signals provided to the SRAM. Output drivers will automatically turn off during write cycles.
- If  $\bar{CKE}$  high occurs during a pipelined read cycle, the DQ bus will remain active (Low Z). If  $\bar{CKE}$  high occurs during a write cycle, the bus will remain in High Z.
- X = Don't Care; H = Logic High; L = Logic Low;  $\bar{Bx}$  = High = All Byte Write signals are high;  $\bar{Bx}$  = Low = One or more Byte/Write signals are low
- All inputs, except  $\bar{G}$  and ZZ, must meet setup and hold times of rising clock edge.
- Wait states can be inserted by setting  $\bar{CKE}$  high.
- This device contains circuitry that ensures all outputs are in High Z during power-up.
- A 2-bit burst counter is incorporated.
- The address counter is incremented for all Burst continue cycles.

### Pipelined and Flow Through Read-Write Control State Diagram




**Key**



**Notes**


1. The Hold command ( $\overline{\text{CKE}}$  Low) is not shown because it prevents any state change.
2. W, R, B, and D represent input command codes as indicated in the Synchronous Truth Table.




### Current State and Next State Definition for Pipelined and Flow Through Read/Write Control State Diagram



### Pipeline Mode Data I/O State Diagram




**Key**




**Notes**

1. The Hold command ( $\overline{\text{CKE}}$  Low) is not shown because it prevents any state change.
2. W, R, B, and D represent input command codes as indicated in the Truth Tables.




**Current State and Next State Definition for Pipeline Mode Data I/O State Diagram**

### Flow Through Mode Data I/O State Diagram




#### Key



#### Notes

1. The Hold command ( $\overline{\text{CKE}}$  Low) is not shown because it prevents any state change.
2. W, R, B, and D represent input command codes as indicated in the Truth Tables.



### Current State and Next State Definition for: Pipelined and Flow Through Read Write Control State Diagram

### Burst Cycles

Although NBT RAMs are designed to sustain 100% bus bandwidth by eliminating turnaround cycle when there is transition from Read to Write, multiple back-to-back reads or writes may also be performed. NBT SRAMs provide an on-chip burst address generator that can be utilized, if desired, to further simplify burst read or write implementations. The ADV control pin, when driven high, commands the SRAM to advance the internal address counter and use the counter generated address to read or write the SRAM. The starting address for the first cycle in a burst cycle series is loaded into the SRAM by driving the ADV pin low, into Load mode.

### Burst Order

The burst address counter wraps around to its initial state after four addresses (the loaded address and three more) have been accessed. The burst sequence is determined by the state of the Linear Burst Order pin ( $\overline{\text{LBO}}$ ). When this pin is low, a linear burst sequence is selected. When the RAM is installed with the LBO pin tied high, interleaved burst sequence is selected. See the tables below for details.

### Mode Pin Functions

Mode Name	Pin Name	State	Function
Burst Order Control	$\overline{\text{LBO}}$	L	Linear Burst
		H or NC	Interleaved Burst
Output Register Control	$\overline{\text{FT}}$	L	Flow Through
		H or NC	Pipeline
Power Down Control	ZZ	L or NC	Active
		H	Standby, $I_{\text{DD}} = I_{\text{SB}}$

Note:

There are pull-up devices on the  $\overline{\text{LBO}}$  and  $\overline{\text{FT}}$  pins and a pull down device on the ZZ pin, so those input pins can be unconnected and the chip will operate in the default states as specified in the above table.

### Burst Counter Sequences

#### Linear Burst Sequence

	A[1:0]	A[1:0]	A[1:0]	A[1:0]
1st address	00	01	10	11
2nd address	01	10	11	00
3rd address	10	11	00	01
4th address	11	00	01	10

Note: The burst counter wraps to initial state on the 5th clock.

#### Interleaved Burst Sequence

	A[1:0]	A[1:0]	A[1:0]	A[1:0]
1st address	00	01	10	11
2nd address	01	00	11	10
3rd address	10	11	00	01
4th address	11	10	01	00

Note: The burst counter wraps to initial state on the 5th clock.

BPR 1999.05.18


### Sleep Mode

During normal operation, ZZ must be pulled low, either by the user or by its internal pull-down resistor. When ZZ is pulled high, the SRAM will enter a Power Sleep mode after 2 cycles. At this time, internal state of the SRAM is preserved. When ZZ returns to low, the SRAM operates normally after 2 cycles of wake up time.

Sleep mode is a low current, power-down mode in which the device is deselected and current is reduced to  $I_{\text{SB}2}$ . The duration of

Sleep Mode is dictated by the length of time the ZZ is in a high state. After entering Sleep mode, all inputs except ZZ become disabled and all outputs go to High-Z. The ZZ pin is an asynchronous, active high input that causes the device to enter Sleep mode. When the ZZ pin is driven high,  $I_{SB2}$  is guaranteed after the time  $t_{ZZI}$  is met. Because ZZ is an asynchronous input, pending operations or operations in progress may not be properly completed if ZZ is asserted. Therefore, Sleep mode must not be initiated until valid pending operations are completed. Similarly, when exiting Sleep mode during  $t_{ZZR}$ , only a Deselect or Read commands may be applied while the SRAM is recovering from Sleep mode.

### Sleep Mode Timing Diagram



### Designing for Compatibility

The GSI NBT SRAMs offer users a configurable selection between Flow Through mode and Pipeline mode via the  $\overline{FT}$  signal found on Pin 14. Not all vendors offer this option, however, most mark Pin 14 as  $V_{DD}$  or  $V_{DDQ}$  on pipelined parts and  $V_{SS}$  on flow through parts. GSI NBT SRAMs are fully compatible with these sockets.

Pin 66, a No Connect (NC) on GSI's GS880Z18/36 NBT SRAM, the Parity Error open drain output on GSI's GS881Z18/36 NBT SRAM, is often marked as a power pin on other vendor's NBT-compatible SRAMs. Specifically, it is marked  $V_{DD}$  or  $V_{DDQ}$  on pipelined parts and  $V_{SS}$  on flow through parts. Users of GSI NBT devices who are not actually using the ByteSafe™ parity feature may want to design the board site for the RAM with Pin 66 tied high through a 1k ohm resistor in Pipeline mode applications or tied low in Flow Through mode applications in order to keep the option to use non-configurable devices open. By using the pull-up resistor, rather than tying the pin to one of the power rails, users interested in upgrading to GSI's ByteSafe NBT SRAMs (GS881Z18/36), featuring Parity Error detection and JTAG Boundary Scan, will be ready for connection to the active low, open drain Parity Error output driver at Pin 66 on GSI's TQFP ByteSafe RAMs.

**Absolute Maximum Ratings**  
(All voltages reference to  $V_{SS}$ )

Symbol	Description	Value	Unit
$V_{DD}$	Voltage on $V_{DD}$ Pins	-0.5 to 4.6	V
$V_{DDQ}$	Voltage in $V_{DDQ}$ Pins	-0.5 to $V_{DD}$	V
$V_{CK}$	Voltage on Clock Input Pin	-0.5 to 6	V
$V_{I/O}$	Voltage on I/O Pins	-0.5 to $V_{DDQ} + 0.5$ ( $\leq 4.6$ V max.)	V
$V_{IN}$	Voltage on Other Input Pins	-0.5 to $V_{DD} + 0.5$ ( $\leq 4.6$ V max.)	V
$I_{IN}$	Input Current on Any Pin	+/-20	mA
$I_{OUT}$	Output Current on Any I/O Pin	+/-20	mA
$P_D$	Package Power Dissipation	1.5	W
$T_{STG}$	Storage Temperature	-55 to 125	$^{\circ}C$
$T_{BIAS}$	Temperature Under Bias	-55 to 125	$^{\circ}C$

**Note:**

Permanent damage to the device may occur if the Absolute Maximum Ratings are exceeded. Operation should be restricted to Recommended Operating Conditions. Exposure to conditions exceeding the Absolute Maximum Ratings, for an extended period of time, may affect reliability of this component.


**Recommended Operating Conditions**

Parameter	Symbol	Min.	Typ.	Max.	Unit	Notes
Supply Voltage	$V_{DD}$	3.135	3.3	3.6	V	
I/O Supply Voltage	$V_{DDQ}$	2.375	2.5	$V_{DD}$	V	1
Input High Voltage	$V_{IH}$	1.7	—	$V_{DD} + 0.3$	V	2
Input Low Voltage	$V_{IL}$	-0.3	—	0.8	V	2
Ambient Temperature (Commercial Range Versions)	$T_A$	0	25	70	$^{\circ}C$	3
Ambient Temperature (Industrial Range Versions)	$T_A$	-40	25	85	$^{\circ}C$	3


Notes:

1. Unless otherwise noted, all performance specifications quoted are evaluated for worst case at both  $2.75 \text{ V} \leq V_{DDQ} \leq 2.375 \text{ V}$  (i.e., 2.5 V I/O) and  $3.6 \text{ V} \leq V_{DDQ} \leq 3.135 \text{ V}$  (i.e., 3.3 V I/O), and quoted at whichever condition is worst case.
2. This device features input buffers compatible with both 3.3 V and 2.5 V I/O drivers.
3. Most speed grades and configurations of this device are offered in both Commercial and Industrial Temperature ranges. The part number of Industrial Temperature Range versions end the character "I". Unless otherwise noted, all performance specifications quoted are evaluated for worst case in the temperature range marked on the device.
4. Input Under/overshoot voltage must be  $-2 \text{ V} > V_i < V_{DD} + 2 \text{ V}$  with a pulse width not to exceed 20% tKC.

### Undershoot Measurement and Timing



### Overshoot Measurement and Timing



### Capacitance

( $T_A = 25^\circ\text{C}$ ,  $f = 1\text{ MHz}$ ,  $V_{DD} = 3.3\text{ V}$ )

Parameter	Symbol	Test conditions	Typ.	Max.	Unit
Input Capacitance	$C_{IN}$	$V_{IN} = 0\text{ V}$	4	5	pF
Input/Output Capacitance	$C_{I/O}$	$V_{OUT} = 0\text{ V}$	6	7	pF

Note: These parameters are sample tested.

### Package Thermal Characteristics

Rating	Layer Board	Symbol	Max	Unit	Notes
Junction to Ambient (at 200 lfm)	single	$R_{\theta JA}$	40	$^\circ\text{C/W}$	1,2
Junction to Ambient (at 200 lfm)	four	$R_{\theta JA}$	24	$^\circ\text{C/W}$	1,2
Junction to Case (TOP)	—	$R_{\theta JC}$	9	$^\circ\text{C/W}$	3

Notes:


1. Junction temperature is a function of SRAM power dissipation, package thermal resistance, mounting board temperature, ambient. Temperature air flow, board density, and PCB thermal resistance.
2. SCMI G-38-87
3. Average thermal resistance between die and top surface, MIL SPEC-883, Method 1012.1

### AC Test Conditions


Parameter	Conditions
Input high level	2.3 V
Input low level	0.2 V
Input slew rate	1 V/ns
Input reference level	1.25 V
Output reference level	1.25 V
Output load	<b>Fig. 1&amp; 2</b>

Notes:

1. Include scope and jig capacitance.
2. Test conditions as specified with output loading as shown in **Fig. 1** unless otherwise noted.
3. Output Load 2 for  $t_{LZ}$ ,  $t_{HZ}$ ,  $t_{OLZ}$  and  $t_{OHZ}$
4. Device is deselected as defined by the Truth Table.



\* Distributed Test Jig Capacitance



### DC Electrical Characteristics

Parameter	Symbol	Test Conditions	Min	Max
Input Leakage Current (except mode pins)	$I_{IL}$	$V_{IN} = 0 \text{ to } V_{DD}$	-1 $\mu\text{A}$	1 $\mu\text{A}$
ZZ Input Current	$I_{INZZ}$	$V_{DD} \geq V_{IN} \geq V_{IH}$ $0 \text{ V} \leq V_{IN} \leq V_{IH}$	-1 $\mu\text{A}$ -1 $\mu\text{A}$	1 $\mu\text{A}$ 300 $\mu\text{A}$
Mode Pin Input Current	$I_{INM}$	$V_{DD} \geq V_{IN} \geq V_{IL}$ $0 \text{ V} \leq V_{IN} \leq V_{IL}$	-300 $\mu\text{A}$ -1 $\mu\text{A}$	1 $\mu\text{A}$ 1 $\mu\text{A}$
Output Leakage Current	$I_{OL}$	Output Disable, $V_{OUT} = 0 \text{ to } V_{DD}$	-1 $\mu\text{A}$	1 $\mu\text{A}$
Output High Voltage	$V_{OH}$	$I_{OH} = -8 \text{ mA}$ , $V_{DDQ} = 2.375 \text{ V}$	1.7 V	—
Output High Voltage	$V_{OH}$	$I_{OH} = -8 \text{ mA}$ , $V_{DDQ} = 3.135 \text{ V}$	2.4 V	—
Output Low Voltage	$V_{OL}$	$I_{OL} = 8 \text{ mA}$	—	0.4 V

### Operating Currents

Parameter	Test Conditions	Symbol	-11		-100		-80		-66		Unit
			0 to 70°C	-40 to +85°C	0 to 70°C	-40 to +85°C	0 to 70°C	-40 to +85°C	0 to 70°C	-40 to +85°C	
Operating Current	Device Selected; All other inputs $\geq V_{IH}$ or $\leq V_{IL}$ Output open	$I_{DD}$ Pipeline	210	220	210	220	190	200	170	180	mA
		$I_{DD}$ Flow-through	150	160	150	160	130	140	130	140	mA
Standby Current	$ZZ \geq V_{DD} - 0.2V$	$I_{SB}$ Pipeline	30	40	30	40	30	40	30	40	mA
		$I_{SB}$ Flow-through	30	40	30	40	30	40	30	40	mA
Deselect Current	Device Deselected; All other inputs $\geq V_{IH}$ or $\leq V_{IL}$	$I_{DD}$ Pipeline	80	90	80	90	70	80	65	75	mA
		$I_{DD}$ Flow-through	65	75	65	75	55	65	55	65	mA




### AC Electrical Characteristics

	Parameter	Symbol	-11		-100		-80		-66		Unit
			Min	Max	Min	Max	Min	Max	Min	Max	
Pipeline	Clock Cycle Time	t <sub>KC</sub>	10	—	10	—	12.5	—	15	—	ns
	Clock to Output Valid	t <sub>KQ</sub>	—	4.5	—	4.5	—	4.8	—	5	ns
	Clock to Output Invalid	t <sub>KQX</sub>	1.5	—	1.5	—	1.5	—	1.5	—	ns
	Clock to Output in Low-Z	t <sub>LZ</sub> <sup>1</sup>	1.5	—	1.5	—	1.5	—	1.5	—	ns
Flow-through	Clock Cycle Time	t <sub>KC</sub>	15.0	—	15.0	—	15.0	—	20	—	ns
	Clock to Output Valid	t <sub>KQ</sub>	—	11.0	—	12.0	—	14.0	—	18.0	ns
	Clock to Output Invalid	t <sub>KQX</sub>	3.0	—	3.0	—	3.0	—	3.0	—	ns
	Clock to Output in Low-Z	t <sub>LZ</sub> <sup>1</sup>	3.0	—	3.0	—	3.0	—	3.0	—	ns
	Clock HIGH Time	t <sub>KH</sub>	2	—	2	—	2	—	2.3	—	ns
	Clock LOW Time	t <sub>KL</sub>	2.2	—	2.2	—	2.2	—	2.5	—	ns
	Clock to Output in High-Z	t <sub>HZ</sub> <sup>1</sup>	1.5	4.5	1.5	4.5	1.5	4.8	1.5	5	ns
	$\overline{G}$ to Output Valid	t <sub>OE</sub>	—	4.5	—	4.5	—	4.8	—	5	ns
	$\overline{G}$ to output in Low-Z	t <sub>OLZ</sub> <sup>1</sup>	0	—	0	—	0	—	0	—	ns
	$\overline{G}$ to output in High-Z	t <sub>OHZ</sub> <sup>1</sup>	—	4.5	—	4.5	—	4.8	—	5	ns
	Setup time	t <sub>S</sub>	2.0	—	2.0	—	—	2.0	—	2.0	ns
	Hold time	t <sub>H</sub>	0.5	—	0.5	—	—	0.5	—	0.5	ns
	ZZ setup time	t <sub>ZZS</sub> <sup>2</sup>	5	—	5	—	5	—	5	—	ns
	ZZ hold time	t <sub>ZZH</sub> <sup>2</sup>	1	—	1	—	1	—	1	—	ns
	ZZ recovery	t <sub>ZZR</sub>	20	—	20	—	20	—	20	—	ns

Notes:


1. These parameters are sampled and are not 100% tested.
2. ZZ is an asynchronous signal. However, in order to be recognized on any given clock cycle, ZZ must meet the specified setup and hold times as specified above.

### Pipeline Mode Read/Write Cycle Timing




\*Note:  $\bar{E} = \text{High (False)}$  if  $\bar{E}_1 = 1$  or  $E_2 = 0$  or  $\bar{E}_3 = 1$

### Pipeline Mode No-Op, Stall and Deselect Timing



\*Note:  $\overline{E}$  = High (False) if  $\overline{E}_1 = 1$  or  $E_2 = 0$  or  $\overline{E}_3 = 1$

### Flow Through Mode Read/Write Cycle Timing




COMMAND	Write D(A1)	Write D(A2)	BURST Write D(A2+1)	Read Q(A3)	Read Q(A4)	BURST Read Q(A4+1)	Write D(A5)	Read Q(A6)	Write D(A7)	DESELECT
---------	----------------	----------------	---------------------------	---------------	---------------	--------------------------	----------------	---------------	----------------	----------

DON'T CARE   
  UNDEFINED


\*Note:  $\bar{E} = \text{High (False)}$  if  $\bar{E}_1 = 1$  or  $E_2 = 0$  or  $\bar{E}_3 = 1$

### Flow Through Mode No-Op, Stall and Deselect Timing



\*Note:  $\bar{E} = \text{High (False)}$  if  $\bar{E}_1 = 1$  or  $E_2 = 0$  or  $\bar{E}_3 = 1$


### Output Driver Characteristics



BPR 1999.05.18

TQFP Package Drawing

Symbol	Description	Min.	Nom.	Max
A1	Standoff	0.05	0.10	0.15
A2	Body Thickness	1.35	1.40	1.45
b	Lead Width	0.20	0.30	0.40
c	Lead Thickness	0.09	—	0.20
D	Terminal Dimension	21.9	22.0	22.1
D1	Package Body	19.9	20.0	20.1
E	Terminal Dimension	15.9	16.0	16.1
E1	Package Body	13.9	14.0	14.1
e	Lead Pitch	—	0.65	—
L	Foot Length	0.45	0.60	0.75
L1	Lead Length	—	1.00	—
Y	Coplanarity	—	—	0.10
$\theta$	Lead Angle	0°	—	7°



Notes:

1. All dimensions are in millimeters (mm).
2. Package width and length do not include mold protrusion.

BPR 1999.05.18

### Ordering Information—GSI NBT Synchronous SRAM

Org	Part Number <sup>1</sup>	Type	Package	Speed <sup>2</sup> (MHz/ns)	T <sub>A</sub> <sup>3</sup>	Status
512K x 18	GS880Z18T-11	NBT Pipeline/Flow Through	TQFP	100/11	C	
512K x 18	GS880Z18T-100	NBT Pipeline/Flow Through	TQFP	100/12	C	
512K x 18	GS880Z18T-80	NBT Pipeline/Flow Through	TQFP	80/14	C	
512K x 18	GS880Z18T-66	NBT Pipeline/Flow Through	TQFP	66/18	C	
256K x 36	GS880Z36T-11	NBT Pipeline/Flow Through	TQFP	100/11	C	
256K x 36	GS880Z36T-100	NBT Pipeline/Flow Through	TQFP	100/12	C	
256K x 36	GS880Z36T-80	NBT Pipeline/Flow Through	TQFP	80/14	C	
256K x 36	GS880Z36T-66	NBT Pipeline/Flow Through	TQFP	66/18	C	
512K x 18	GS880Z18T-11I	NBT Pipeline/Flow Through	TQFP	100/11	I	
512K x 18	GS880Z18T-100I	NBT Pipeline/Flow Through	TQFP	100/12	I	
512K x 18	GS880Z18T-80I	NBT Pipeline/Flow Through	TQFP	80/14	I	
512K x 18	GS880Z18T-66I	NBT Pipeline/Flow Through	TQFP	66/18	I	
256K x 36	GS880Z36T-11I	NBT Pipeline/Flow Through	TQFP	100/11	I	
256K x 36	GS880Z36T-100I	NBT Pipeline/Flow Through	TQFP	100/12	I	
256K x 36	GS880Z36T-80I	NBT Pipeline/Flow Through	TQFP	80/14	I	
256K x 36	GS880Z36T-66I	NBT Pipeline/Flow Through	TQFP	66/18	I	

**Notes:**

1. Customers requiring delivery in Tape and Reel should add the character "T" to the end of the part number. Example: GS882Z36T-100IT.
2. The speed column indicates the cycle frequency (MHz) of the device in Pipeline mode and the latency (ns) in Flow Through mode. Each device is Pipeline/Flow Through mode-selectable by the user.
3. T<sub>A</sub> = C = Commercial Temperature Range. T<sub>A</sub> = I = Industrial Temperature Range.
4. GSI offers other versions this type of device in many different configurations and with a variety of different features, only some of which are covered in this data sheet. See the GSI Technology web site ([www.gsistechnology.com](http://www.gsistechnology.com)) for a complete listing of current offerings



DS/DateRev. Code: Old; New	Types of Changes Format or Content	Page /Revisions/Reason
GS880Z18/36TRev1.04h 5/ 1999; 1.05 9/1999	Format/Typos	<ul style="list-style-type: none"> <li>• Last Page/Fixed “GSGS..” in Ordering Information Note.Document/Changed format of all E’s from EN to EN.</li> <li>• Timing Diagrams/Changed format. ex. A0 to A0.</li> <li>• Flow Through Timing Diagrams/Upper case “T” in Flow Through. thru to Through.</li> <li>• Pin outs/Block Diagrams -Updated format to small caps.</li> <li>• Added Rev History.</li> </ul>
	Content	<ul style="list-style-type: none"> <li>• 5/Fixed TQFP pin description table to match pinout/ Enhancement.</li> <li>• 5/Changed chip enables to match pins./Clarification</li> <li>• Ordered Address inputs in pin description table to match pin out.</li> <li>• Changed Dimension D in Dimension table from 20.1 to 22.1/ Correction.</li> <li>• Speed Bins on Page 1/Last column-changed 12ns to 15ns and 15ns to 12ns.</li> </ul>
GS880Z18/36T 1.05 9/ 1999K/ 1.06 10/1999	Format	<ul style="list-style-type: none"> <li>• Improved Appearance of Timing Diagrams.</li> <li>• Minor formatting changes.</li> </ul>
GS880Z18/36T 1.06 9/ 1999K 1.07 1/2000L	Content	<ul style="list-style-type: none"> <li>• New GSI Logo.</li> </ul>
GS880Z18/36T 1.07 1/ 2000K 1.08 5/2000M	Content	<ul style="list-style-type: none"> <li>• Pin 14 removed from ground section on page 4</li> </ul>
GS880Z18/36T 1.07 1/ 2000K 1.08 5/2000M; 880Z18_r1_09	Content	<ul style="list-style-type: none"> <li>• Grammar updates</li> <li>• Timing diagrams updated on pages 18, 19, 20, and 21</li> <li>• Pin Descriptions table on page 4 updated</li> <li>• Features on page 1 updated</li> </ul>
880Z18_r1_09; 880Z18_r1_10	Content/Format	<ul style="list-style-type: none"> <li>• Removed 166 MHz and 150 MHz speed bins</li> <li>• Used 100 MHz Pipeline numbers for 133 MHz</li> <li>• Changed all 133 MHz references to 11 ns</li> <li>• Updated format to comply with Technical Publications standards</li> <li>• Updated Capacitance table—removed Input row and changed Output to I/O</li> </ul>