Synchronous DRAM Module 256Mbyte (32Mx64bit),DIMM Unbuffered with Based on Stacked 16Mx8, 4Banks, 4K Ref., 3.3V **Part No. HSD32M64D8KP**

GENERAL DESCRIPTION

The HSD32M64D8KP is a 32M x 64 bit Synchronous Dynamic RAM high density memory module. The module consists of sixteen CMOS 16M x 8 bit(stacking chip) with 4banks Synchronous DRAMs in TSOP-II 400mil packages on a 168-pin glass-epoxy substrate. Two 0.1uF decoupling capacitors are mounted on the printed circuit board in parallel for each SDRAM. The HSD32M64D8KP is a DIMM(Dual in line Memory Module) and is intended for mounting into 168-pin edge connector sockets. Synchronous design allows precise cycle control with the use of system clock. I/O transactions are possible on every clock cycle. Range of operating frequencies, programmable latencies allows the same device to be useful for a variety of high bandwidth, high performance memory system applications All module components may be powered from a single 3.3V DC power supply and all inputs and outputs are LVTTL-compatible.

FEATURES

• Part Identification
  HSD32M64D8KP –10L : 100MHz (CL=3)
  HSD32M64D8KP –13 : 133MHz (CL=3)

• Burst mode operation
• Auto & self refresh capability (4096 Cycles/64ms)
• LVTTL compatible inputs and outputs
• Single 3.3V ±0.3V power supply

• MRS cycle with address key programs
  - Latency (Access from column address)
  - Burst length (1, 2, 4, 8 & Full page)
  - Data scramble (Sequential & Interleave)

• All inputs are sampled at the positive going edge of the system clock
• The used device is 4M x 8bit x 4Banks SDRAM

PIN ASSIGNMENT

PIN	Symbol	PIN	Symbol	PIN	Symbol	PIN	Symbol	PIN	Symbol	PIN	Symbol
1	Vss	29	DQM1	57	DQ18	85	Vss	113	DQM5	141	DQ50
2	DQ0	30	/CS0	58	DQ19	86	DQ32	114	/CS1	142	DQ51
3	DQ1	31	NC	59	Vcc	87	DQ33	115	/RAS	143	Vcc
4	DQ2	32	Vss	60	DQ20	88	DQ34	116	Vss	144	DQ52
5	DQ3	33	A0	61	NC	89	DQ35	117	A1	145	NC
6	Vcc	34	A2	62	NC	90	Vcc	118	A3	146	NC
7	DQ4	35	A4	63	/CKE1	91	DQ36	119	A5	147	NC
8	DQ5	36	A6	64	Vss	92	DQ37	120	A7	148	Vss
9	DQ6	37	A8	65	DQ21	93	DQ38	121	A9	149	DQ53
10	DQ7	38	A10	66	DQ22	94	DQ39	122	BA0	150	DQ54
11	DQ8	39	BA1	67	DQ23	95	DQ40	123	A11	151	DQ55
12	Vss	40	Vcc	68	Vss	96	Vss	124	Vcc	152	Vss
13	DQ9	41	Vcc	69	DQ24	97	DQ41	125	CLK1	153	DQ56
14	DQ10	42	CLK0	70	DQ25	98	DQ42	126	NC	154	DQ57
15	DQ11	43	Vss	71	DQ26	99	DQ43	127	Vss	155	DQ58
16	DQ12	44	NC	72	DQ27	100	DQ44	128	CKE0	156	DQ59
17	DQ13	45	/CS2	73	Vcc	101	DQ45	129	/CS3	157	Vcc
18	Vcc	46	DQM2	74	DQ28	102	Vcc	130	DQM6	158	DQ60
19	DQ14	47	DQM3	75	DQ29	103	DQ46	131	DQM7	159	DQ61
20	DQ15	48	NC	76	DQ30	104	DQ47	132	NC	160	DQ62
21	CB0	49	Vcc	77	DQ31	105	CB4	133	Vcc	161	DQ63
22	CB1	50	NC	78	Vss	106	CB5	134	NC	162	Vss
23	Vss	51	NC	79	CLK2	107	Vss	135	NC	163	CLK3
24	NC	52	CB2	80	NC	108	NC	136	CB6	164	NC
25	NC	53	CB3	81	WP	109	NC	137	CB7	165	SA0
26	Vcc	54	Vss	82	SDA	110	Vcc	138	Vss	166	SA1
27	/WE	55	DQ16	83	SCL	111	/CAS	139	DQ48	167	SA2
28	DQM0	56	DQ17	84	Vcc	112	DQM4	140	DQ49	168	Vcc

FUNCTIONAL BLOCK DIAGRAM

CS1, CS0, DQM0 → U1, U10 (DQM, CS, DQ0–DQ7); DQ0–DQ7 → U1

DQM1 → U2, U11 (DQM, CS, DQ0–DQ7); DQ8–DQ15 → U2

CS3, CS2, DQM4 → U6, U15 (DQM, CS, DQ0–DQ7); DQ32–DQ39 → U6

DQM5 → U7, U16 (DQM, CS, DQ0–DQ7); DQ40–DQ47 → U7

CS1, CS0, DQM2 → U4, U13 (DQM, CS, DQ0–DQ7); DQ16–DQ23 → U4

DQM3 → U5, U14 (DQM, CS, DQ0–DQ7); DQ24–DQ31 → U5

CS3, CS2, DQM6 → U8, U17 (DQM, CS, DQ0–DQ7); DQ48–DQ55 → U8

DQM7 → U9, U18 (DQM, CS, DQ0–DQ7); DQ56–DQ63 → U9

A0 ~ An, BA0 & 1 → SDRAM U1 ~ U18

RAS → SDRAM U1 ~ U18

CAS → SDRAM U1 ~ U18

WE → SDRAM U1 ~ U18

CKE0 → SDRAM U1 ~ U9



PIN FUNCTION DESCRIPTION

PIN	NAME	INPUTT FUNCTION
CLK	System clock	Active on the positive going edge to sample all inputs.
/CE	Chip enable	Disables or enables device operation by masking or enabling all inputs except CLK, CKE and DQM
CKE	Clock enable	Masks system clock to freeze operation from the next clock cycle. CKE should be enabled at least one cycle prior to new command. Disable input buffers for power down in standby. CKE should be enabled 1CLK+tSS prior to valid command.
A0 ~ A11	Address	Row/column addresses are multiplexed on the same pins. Row address : RA0 ~ RA11, Column address : CA0 ~ CA9
BA0 ~ BA1	Bank select address	Selects bank to be activated during row address latch time. Selects bank for read/write during column address latch time.
/RAS	Row address strobe	Latches row addresses on the positive going edge of the CLK with RAS low. Enables row access & precharge.
/CAS	Column Address strobe	Latches column addresses on the positive going edge of the CLK with CAS low. Enables column access.
/WE	Write enable	Enables write operation and row precharge. Latches data in starting from CAS, WE active.
DQM0 ~ 7	Data input/output mask	Makes data output Hi-Z, tSHZ after the clock and masks the output. Blocks data input when DQM active. (Byte masking)
DQ0 ~ 63	Data input/output	Data inputs/outputs are multiplexed on the same pins.
Vcc/Vss	Power supply/ground	Power and ground for the input buffers and the core logic.

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	RATING
Voltage on Any Pin Relative to Vss	$V_{IN,OUT}$	-1.0V to 4.6V
Voltage on Vcc Supply Relative to Vss	Vcc	-1.0V to 4.6V
Power Dissipation	P_D	16W
Storage Temperature	T_{STG}	-55°C to 150°C
Short Circuit Output Current	I_{OS}	50mA

Notes:
Permanent device damage may occur if " Absolute Maximum Ratings" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC OPERATING CONDITIONS

(Recommended operating conditions (Voltage referenced to VSS = 0V, TA = 0 to 70°C))

PARAMETER	SYMBOL	MIN	TYP.	MAX	UNIT	NOTE
Supply Voltage	Vcc	3.0	3.3	3.6	V	
Input High Voltage	V_{IH}	2.0	3.0	Vcc+0.3	V	1
Input Low Voltage	V_{IL}	-0.3	0	0.8	V	2
Output High Voltage	V_{OH}	2.4	-	-	V	I_{OH} = -2mA
Output Low Voltage	V_{OL}	-	-	0.4	V	I_{OL} = 2mA
Input leakage current	I_{LI}	-10	-	10	uA	3

Notes :

1. V_{IH} (max) = 5.6V AC. The overshoot voltage duration is ≤ 3ns.
2. V_{IL} (min) = -2.0V AC. The undershoot voltage duration is ≤ 3ns.
3. Any input 0V ≤ V_{IN} ≤ V_{DDQ}.
   Input leakage currents include Hi-Z output leakage for all bi-directional buffers with Tri-State outputs.

CAPACITANCE

(VCC = 3.3V, TA = 23°C, f = 1MHz, VREF =1.4V ± 200 mV)

DESCRIPTION	SYMBOL	MIN	MAX	UNITS
Clock	C_{CLK}	10	14	pF
/RAS, /CAS,/WE, CKE	C_{IN}	40	60.8	pF
CKE	C_{CKE}	10	15.2	pF
/CS	C_{CS}	10	15.2	pF
DQM	C_{DQM}	5	7.6	pF
Address	C_{ADD}	40	60.8	pF
DQ (DQ0 ~ DQ7)	C_{OUT}	64	96	pF

DC CHARACTERISTICS

(Recommended operating condition unless otherwise noted, TA = 0 to 70°C)

PARAMETER	SYMBOL	TEST CONDITION	VERSION		UNIT	NOTE
			-13	-10L		
Operating current (One bank active)	I_{CC1}	Burst length = 1 t_{RC} ≥ t_{RC}(min) I_O = 0mA	1440	1440	mA	1
Precharge standby current in power-down mode	$I_{CC2}P$	CKE ≤ V_{IL}(max) t_{CC}=10ns	32		mA	
	$I_{CC2}PS$	CKE & CLK ≤ V_{IL}(max) t_{CC}=∞	32		mA	
Precharge standby current in non power-down mode	$I_{CC2}N$	CKE ≥ V_{IH}(min) CS* ≥ V_{IH}(min), t_{CC}=10ns Input signals are changed one time during 20ns	320		mA	
	$I_{CC2}NS$	CKE ≥ V_{IH}(min) CLK ≤ V_{IL}(max), t_{CC}=∞ Input signals are stable	160			
Active standby current in power-down mode	$I_{CC3}P$	CKE ≤ V_{IL}(max), t_{CC}=10ns	80		mA	
	$I_{CC3}PS$	CKE&CLK ≤ V_{IL}(max) t_{CC}=∞	80			
Active standby current in non power-down mode (One bank active)	$I_{CC3}N$	CKE≥V_{IH}(min), CS*≥V_{IH}(min), t_{CC}=10ns Input signals are changed one time during 20ns	480		mA	
	$I_{CC3}NS$	CKE≥VIH(min) CLK ≤VIL(max), t_{CC}=∞ Input signals are stable	400			
Operating current (Burst mode)	I_{CC4}	I_O = 0 mA Page burst 4Banks Activated t_{CCD} = 2CLKs	1760	1600	mA	1
Refresh current	I_{CC5}	t_{RC} ≥ t_{RC}(min)	3200	3040	mA	2
Self refresh current	I_{CC6}	CKE ≤ 0.2V	C	32		mA	

			L	12.8		

Notes:

1. Measured with outputs open.
2. Refresh period is 64ms.
3. Unless otherwise noticed, input swing level is CMOS($V_{IH}/V_{IL}=V_{DDQ}/V_{SSQ}$).

AC OPERATING TEST CONDITIONS

(vcc = 3.3V ± 0.3V, TA = 0 to 70°C)

PARAMETER	Value	UNIT
AC Input levels (Vih/Vil)	2.4/0.4	V
Input timing measurement reference level	1.4	V
Input rise and fall time	tr/tf = 1/1	ns
Output timing measurement reference level	1.4	V
Output load condition	See Fig. 2	



(Fig. 1) DC output load circuit



(Fig. 2) AC output load circuit

OPERATING AC PARAMETER

(AC operating conditions unless otherwise noted)

PARAMETER	SYMBOL	VERSION		UNIT	NOTE
		-13	-10L		
Row active to row active delay	t_{RRD}(min)	15	20	ns	1
RAS to CAS delay	t_{RP}(min)	20	20	ns	1
Row precharge time	t_{RP}(min)	20	20	ns	1
Row active time	t_{RAS}(min)	45	50	ns	1
	t_{RAS}(max)	100		ns	
Row cycle time	t_{RC}(min)	65	70	ns	1
Last data in to row precharge	t_{RDL}(min)	2		CLK	2
Last data in to Active delay	t_{DAL}(min)	2 CLK + 20 ns		-	
Last data in to new col. address delay	t_{CDL}(min)	1		CLK	2
Last data in to burst stop	t_{BDL}(min)	1		CLK	2
Col. address to col. address delay	t_{CCD}(min)	1		CLK	3
Number of valid output data	CAS latency=3	2		ea	4

Notes :
1. The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time and then rounding off to the next higher integer.
2. Minimum delay is required to complete write.
3. All parts allow every cycle column address change.
4. In case of row precharge interrupt, auto precharge and read burst stop.
.5. For -L/10, tRDL=1CLK and tDAL=1CLK+20ns is also supported .
(recommend : tRDL=2CLK and tDAL=2CLK + 20ns.)

AC CHARACTERISTICS

(AC operating conditions unless otherwise noted)

PARAMETER		SYMBOL	-75		-10L		UNIT	NOTE
			MIN	MAX	MIN	MAX		
CLK cycle time	CAS latency=3	t_{CC}	7.5	1000	10	1000	ns	1
CLK to valid output delay	CAS latency=3	t_{SAC}		5.4		6	ns	1,2
Output data hold time	CAS latency=3	t_{OH}	3		3		ns	2
CLK high pulse width		t_{CH}	2.5		3		ns	3
CLK low pulse width		t_{CL}	2.5		3		ns	3
Input setup time		t_{SS}	1.5		2		ns	3
Input hold time		t_{SH}	0.8		1		ns	3
CLK to output in Low-Z		t_{SLZ}	1		1		ns	3
CLK to output in Hi-Z	CAS latency=3	t_{SHZ}		5.4		6	ns	2

Notes :
1. Parameters depend on programmed CAS latency.
2. If clock rising time is longer than 1ns, (tr/2-0.5)ns should be added to the parameter.
3. Assumed input rise and fall time (tr & tf) = 1ns.
If tr & tf is longer than 1ns, transient time compensation should be considered
ie., [(tr + tf)/2-1]ns should be added to the parameter.

SIMPLIFIED TRUTH TABLE

COMMAND			CKE n-1	CKE n	/CS	/RAS	/CAS	/WE	DQM	BA 0,1	A10/ AP	A11 A9~A0	NOTE
Register	Mode register set		H	X	L	L	L	L	X	OP code			1,2
Refresh	Auto refresh		H	H	L	L	L	H	X	X			3
	Self refresh	Entry		L									3
		Exit	L	H	L	H	H	H	X	X			3
					H	X	X	X					3
Bank active & row address.			H	X	L	L	H	H	X	V	Row address		
Read & column address	Auto precharge disable		H	X	L	H	L	H	X	V	L	Column Address (A0 ~ A9)	4
	Auto precharge disable										H		4,5
Write & column	Auto precharge disable		H	X	L	H	L	L	X	V	L	Column Address	4

address	Auto precharge enable									H	(A0 ~ A9)	4,5
Burst Stop		H	X	L	H	H	L	X	X			6
Precharge	Bank selection	H	X	L	L	H	L	X	V	L	X	
	All banks								X	H		
Clock suspend or active power down	Entry	H	L	H	X	X	X	X	X			
				L	V	V	V					
	Exit	L	H	X	X	X	X	X				
Precharge power down mode	Entry	H	L	H	X	X	X	X	X			
				L	H	H	H					
	Exit	L	H	H	X	X	X	X				
				L	V	V	V					
DQM		H	X					V	X			7
No operation command		H	X	H	X	X	X	X	X			
				L	H	H	H					

(V=Valid, X=Don't care, H=Logic high, L=Logic low)

Notes :

1. OP Code : Operand code
   A0 ~ A12 & BA0 ~ BA1 : Program keys. (@ MRS)
2. MRS can be issued only at all banks precharge state.
   A new command can be issued after 2 CLK cycles of MRS.
3. Auto refresh functions are as same as CBR refresh of DRAM.
   The automatical precharge without row precharge command is meant by "Auto".
   Auto/self refresh can be issued only at all banks precharge state.
4. BA0 ~ BA1 : Bank select addresses.
   If both BA0 and BA1 are "Low" at read, write, row active and precharge, bank A is selected.
   If both BA0 is "Low" and BA1 is "High" at read, write, row active and precharge, bank B is selected.
   If both BA0 is "High" and BA1 is "Low" at read, write, row active and precharge, bank C is selected.
   If both BA0 and BA1 are "High" at read, write, row active and precharge, bank D is selected.
   If A10/AP is "High" at row precharge, BA0 and BA1 is ignored and all banks are selected.
5. During burst read or write with auto precharge, new read/write command can not be issued.
   Another bank read/write command can be issued after the end of burst.
   New row active of the associated bank can be issued at tRP after the end of burst.
6. Burst stop command is valid at every burst length.
7. DQM sampled at positive going edge of a CLK and masks the data-in at the very CLK (Write DQM latency is 0),
   but makes Hi-Z state the data-out of 2 CLK cycles after. (Read DQM latency is 2)

TIMING DIAGRAM

Single Bit Read-Write-Read Cycle(Same Page) @CAS Latency=3, Burst Length=1

Power Up Sequence

Read & Write Cycle at Same Bank @Burst Length=4, tRDL=2CLK



: Don't care

***Note :** 1. Minimum row cycle times is required to complete internal DRAM operation.
2. Row precharge can interrupt burst on any cycle. [CAS Latency - 1] number of valid output data is available after Row precharge. Last valid output will be Hi-Z(t_{SHZ}) after the clcok.
3. Access time from Row active command. t_{CC} *(t_{RCD} + CAS latency - 1) + t_{SAC}
4. Ouput will be Hi-Z after the end of burst. (1, 2, 4, 8 & Full page bit burst)

Page Read & Write Cycle at Same Bank @Burst Length=4, tRDL=1CLK



***Note :**

1. To write data before burst read ends, DQM should be asserted three cycle prior to write command to avoid bus contention.
2. Row precharge will interrupt writing. Last data input, tRDL before Row precharge, will be written.
3. DQM should mask invalid input data on precharge command cycle when asserting precharge before end of burst. Input data after Row precharge cycle will be masked internally.
4. tDAL, last data in to active delay, is 1CLK + 20ns

Page Read & Write Cycle at Same Bank @Burst Length=4, tRDL=2CLK



***Note :**
1. To write data before burst read ends, DQM should be asserted three cycle prior to write command to avoid bus contention.
2. Row precharge will interrupt writing. Last data input, tRDL before Row precharge, will be written.
3. DQM should mask invalid input data on precharge command cycle when asserting precharge before end of burst. Input data after Row precharge cycle will be masked internally.
4. tDAL ,last data in to active delay, is 2CLK + 20ns.

Page Read Cycle at Different Bank @Burst Length=4



***Note :** 1. CS can be don't cared when RAS, CAS and WE are high at the clock high going dege.

2. To interrupt a burst read by row precharge, both the read and the precharge banks must be the same.

Page Write Cycle at Different Bank @Burst Length=4, tRDL=1CLK



***Note :** 1. To interrupt burst write by Row precharge, DQM should be asserted to mask invalid input data.
2. To interrupt burst write by Row precharge, both the write and the precharge banks must be the same.

Page Write Cycle at Different Bank @Burst Length=4, tRDL=2CLK



***Note :** 1. To interrupt burst write by Row precharge, DQM should be asserted to mask invalid input data.
2. To interrupt burst write by Row precharge, both the write and the precharge banks must be the same.

Read & Write Cycle at Different Bank @Burst Length=4



***Note :** 1. t_{CDL} should be met to complete write.

Read & Write Cycle with Auto Precharge I @Burst Length=4



***Note1:** When Read(Write) command with auto precharge is issued at A-Bank after A and B Bank activation.

- if Read(Write) command without auto precharge is issued at B-Bank before A-Bank auto precharge starts, A-Bank auto precharge will start at B-Bank read command input point .
- any command can not be issued at A-Bank during tRP after A-Bank auto precharge starts.

Read & Write Cycle with Auto Precharge II @Burst Length=4



***Note 1:** Any command to A-bank is not allowed in this period.
tRP is determined from at auto precharge start point

Clock Suspension & DQM Operation Cycle @CAS Latency=2, Burst Length=4

0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19

CLOCK

CKE

$\overline{CS}$

$\overline{RAS}$

$\overline{CAS}$

ADDR: Ra, Ca, Cb, Cc

BA_0

BA_1

A_{10}/AP: Ra

DQ: Qa0, Qa1, Qa2, Qa3, Qb0, Qb1, Dc0, Dc2

tSHZ

$\overline{WE}$

DQM *Note 1

Row Active, Read, Clock Suspension, Read, Read DQM, Write, Write DQM, Clock Suspension, Write DQM

: Don't care

***Note1 :** DQM is needed to prevent bus contention.

Read Interrupted by Precharge Command & Read Burst Stop Cycle @ Full Page Burst



***Note :**

1. At full page mode, burst is finished by burst stop or precharge.
2. About the valid DQs after burst stop, it is same as the case of $\overline{RAS}$ interrupt.
   Both cases are illustrated above timing diagram. See the label 1, 2 on them.
   But at burst write, Burst stop and $\overline{RAS}$ interrupt should be compared carefully.
   Refer the timing diagram of "Full page write burst stop cycle".
3. Burst stop is valid at every burst length.

Write Interrupted by Precharge Command & Write Burst Stop Cycle @ Full Page Burst, tRDL=1CLK

***Note :**
1. At full page mode, burst is finished by burst stop or precharge.
2. Data-in at the cycle of interrupted by precharge can not be written into the corresponding memory cell. It is defined by AC parameter of tRDL.
   DQM at write interrupted by precharge command is needed to prevent invalid write.
   DQM should mask invalid input data on precharge command cycle when asserting precharge before end of burst. Input data after Row precharge cycle will be masked internally.
3. Burst stop is valid at every burst length.

Write Interrupted by Precharge Command & Write Burst Stop Cycle @ Full Page Burst, tRDL=2CLK



***Note :** 1. At full page mode, burst is finished by burst stop or precharge.

2. Data-in at the cycle of interrupted by precharge can not be written into the corresponding memory cell. It is defined by AC parameter of t_{RDL}.
   DQM at write interrupted by precharge command is needed to prevent invalid write.
   DQM should mask invalid input data on precharge command cycle when asserting precharge before end of burst. Input data after Row precharge cycle will be masked internally.
3. Burst stop is valid at every burst length.

Burst Read Single bit Write Cycle @Burst Length=2



***Note :** 1. BRSW modes is enabled by setting A_9 "High" at MRS (Mode Register Set).
At the BRSW Mode, the burst length at write is fixed to "1" regardless of programmed burst length.

2. When BRSW write command with auto precharge is executed, keep it in mind that t_{RAS} should not be violated.
Auto precharge is executed at the burst-end cycle, so in the case of BRSW write command,
the next cycle starts the precharge.

Active/Precharge Power Down Mode @CAS Latency=2, Burst Length=4



***Note :** 1. Both banks should be in idle state prior to entering precharge power down mode.

2. CKE should be set high at least 1CLK + tss prior to Row active command.

3. Can not violate minimum refresh specification. (64ms)

Self Refresh Entry & Exit Cycle

***Note :** **TO ENTER SELF REFRESH MODE**

1. CS, RAS & CAS with CKE should be low at the same clcok cycle.
2. After 1 clock cycle, all the inputs including the system clock can be don't care except for CKE.
3. The device remains in self refresh mode as long as CKE stays "Low".
   cf.) Once the device enters self refresh mode, minimum t_{RAS} is required before exit from self refresh.

TO EXIT SELF REFRESH MODE

4. System clock restart and be stable before returning CKE high.
5. CS starts from high.
6. Minimum t_{RC} is required after CKE going high to complete self refresh exit.
7. 4K cycle(64Mb ,128Mb) or 8K cycle(256Mb) of burst auto refresh is required before self refresh entry and after self refresh exit if the system uses burst refresh.



* All banks precharge should be completed before Mode Resister Set cycle and auto refresh cycle

--MODE RESISTER SET CYCLE--
***Note** :
1. /CS, /RAS, /CAS, /WE activation at the same clock cycle with address key will set internal mode resister
2.Minimum 2 clock cycle should be met before new /RAS activation.
3.Please refer to Mode Resister Set table

PACKAGING INFORMATION

Unit : mm

Front View



Rear View



ORDERING INFORMATION

Part Number	Density	Org.	Package	Ref.	Vcc	MODE	MAX.frq
HSD32M64D8KP-13	256MByte	32M x64	168 Pin-DIMM	4K	3.3V	SDRAM	CL3 133MHz
HSD32M64D8KP-10L	256MByte	32M x 64	168 Pin-DIMM	4K	3.3V	SDRAM	CL3 100MHz