

## 12-V Voice Coil Motor Driver

### FEATURES

- 1.8-A H-Bridge Output
- Class B Linear Operation
- Externally Programmable Gain and Bandwidth
- Undervoltage Head Retract
- Programmable Retract Current
- Low Standby Current
- Rail-to-Rail Output Swing
- Single 12-V Supply
- System Voltage Monitor with Fault Output

### DESCRIPTION


The Si9961A is a linear actuator (voice coil motor) driver suitable for use in disk drive head positioning systems. The Si9961A contains all of the power and control circuitry necessary to drive the VCM that is typically found in 3<sup>1</sup>/<sub>2</sub>-inch hard disk drives and optical disk drives. The driver is capable of delivering 1.8 A at a nominal supply of 12 V.

B operation during linear tracking. Externally programmable gain switch at the input summing junction increases the resolution and dynamic range for a given DAC. The head retract circuitry can be activated by either an undervoltage condition or an external command. An external resistor is required to set the VCM current during retract.

The Si9961A provides all necessary functions including a motor current sense amplifier, a loop compensation amplifier and a power amplifier featuring four complementary MOSFETs in a H-bridge configuration. The output crossover protection ensures no cross-conducting current and true Class

The Si9961A is constructed on a self-isolated BiC/DMOS power IC process. The IC is available in both standard and lead (Pb)-free, 24-pin SO packages for operation over the commercial, C suffix (0 to 70°C) temperature range.

### FUNCTIONAL BLOCK DIAGRAM



## ABSOLUTE MAXIMUM RATINGS

Voltages Referenced to Common Pin

V <sub>+</sub> Supply Range	-0.3 V to 16 V
Pin (FAULT)	-0.3 V to V <sub>CC</sub> + 0.3 V
Pin (Output A & B, Source A & B)	-0.3 V to V <sub>DD</sub> + 0.3 V
Pin (All Others)	-0.3 V to V <sub>+</sub> + 0.3 V
Maximum Clamp Current	
Output A, Output B (Pulsed 10 ms at 10% duty cycle)	±1.8 A
Pin (All Others)	±20 mA
Storage Temperature	-65 to 150°C

Operating Temperature	0 to 70°C
Junction Temperature (T <sub>J</sub> )	150°C
Power Dissipation (Package) <sup>a</sup>	
24-Pin SOIC <sup>b</sup>	3.125 W
Thermal Impedance (Θ <sub>JA</sub> ) <sup>a</sup>	
24-Pin SOIC	40°C/W

### Notes

- Device mounted with all leads soldered or welded to PC board.
- Derate 25 mW/°C above 25°C.

## SPECIFICATIONS


Parameter	Symbol	Test Conditions Unless Otherwise Specified V <sub>+</sub> = 12 V ±10%, V <sub>DD</sub> = 11.6 V ±10% V <sub>CC</sub> = 5 V ±10%, V <sub>REF-</sub> = GND = 0 V V <sub>REF</sub> = 5 V ±5%	Limits C Suffix 0 to 70°C			Unit
			Min <sup>b</sup>	Typ <sup>a</sup>	Max <sup>b</sup>	
<b>Bridge Outputs (A<sub>4</sub>, A<sub>5</sub>)</b>						
High Level Output Voltage	V <sub>OH</sub>	I <sub>OH</sub> = 1.0 A, V <sub>DD</sub> = 10.2 V, OA <sub>2</sub> = V <sub>REF</sub> ± 1 V	8.0	9.1		V
Low Level Output Voltage	V <sub>OL</sub>	I <sub>OL</sub> = -1.0 A, OA <sub>2</sub> = V <sub>REF</sub> ± 1 V		0.6	1.1	
Clamp Diode Voltage	V <sub>CL</sub>	I <sub>F</sub> = 1.0 A, ENABLE = High			2.5	
Amplifier Gain		Output V <sub>RANGE</sub> = V <sub>REF</sub> ± 2 V	12	16	18	V/V
Dynamic Crossover Current		Measured at V <sub>DD</sub>		10		mA
Slew Rate	SR		1			V/μs
Small Signal Bandwidth (-3 dB)				0.2		MHz
Input Deadband			-60		60	mV
<b>A<sub>2</sub>, Loop Compensation Amplifier</b>						
Input Offset Voltage	V <sub>OS</sub>		-8		8	mV
Input Bias Current	I <sub>B</sub>	Gain Select = High, IA <sub>2-</sub> = 5 V	-50		50	nA
Unity Gain Bandwidth		R <sub>LOAD</sub> = 10 kΩ, C <sub>LOAD</sub> = 100 pF to V <sub>REF</sub>		1		MHz
Slew Rate	SR		1			V/μs
Power Supply Rejection Ratio	PSRR	@ 10 kHz		50		dB
Open Loop Voltage Gain	A <sub>VOL</sub>			80		
Output Voltage Swing	V <sub>O</sub>	R <sub>LOAD</sub> = 10 kΩ to V <sub>REF</sub>	V <sub>REF</sub> - 2		V <sub>REF</sub> + 2	V
<b>A<sub>3</sub>, Current Sense Amplifier</b>						
Input Offset Voltage	V <sub>OS</sub>		-5		5	mV
Input Impedance	R <sub>IN</sub>	I <sub>SENSE IN+</sub> to I <sub>SENSE IN-</sub>		5		kΩ
Small Signal Bandwidth (-3 dB)		R <sub>LOAD</sub> = 10 kΩ, C <sub>LOAD</sub> = 100 pF to V <sub>REF</sub>		1		MHz
Common Mode Rejection Ratio	CMRR	@ 5 kHz		50		dB
Slew Rate	SR		2			
Gain			3.9	4	4.1	V/V
Input Common-Mode Voltage Range	V <sub>CM</sub>	To GND	-0.3		2	V
Output Voltage Swing	V <sub>O</sub>	R <sub>LOAD</sub> = 10 kΩ, C <sub>LOAD</sub> = 100 pF to V <sub>REF</sub>	V <sub>REF</sub> - 2		V <sub>REF</sub> + 2	
<b>Supply</b>						
Supply Current (Normal)	I <sub>CC</sub>	Static, No Load			0.01	mA
	I <sub>V+</sub>	RETRACT = High		2	5	
	I <sub>DD</sub>	ENABLE = Low		5	13	



SPECIFICATIONS						
Parameter	Symbol	Test Conditions Unless Otherwise Specified $V_+ = 12\text{ V} \pm 10\%$ , $V_{DD} = 11.6\text{ V} \pm 10\%$ $V_{CC} = 5\text{ V} \pm 10\%$ , $V_{REF-} = \text{GND} = 0\text{ V}$ $V_{REF} = 5\text{ V} \pm 5\%$	Limits C Suffix 0 to 70°C			Unit
			Min <sup>b</sup>	Typ <sup>a</sup>	Max <sup>b</sup>	
<b>Supply</b>						
Supply Current (Standby)	$I_{CC}$	Static, No Load $\overline{\text{RETRACT}} = \text{High}$ $\overline{\text{ENABLE}} = \text{High}$			0.01	mA
	$I_{V+}$			0.2	0.4	
	$I_{DD}$			0.8	1.6	
$V_{DD}$ Range	$V_{DD}$	Normal Mode	10.2	11.6	13.2	V
		Retract Mode	2.0		14	
$V_{CC}$ Range	$V_{CC}$		4.5	5	5.5	
$V_+$ Range	$V_+$		10.8	12	13.2	
<b>Gain Select Switch</b>						
$R_{FB}$ Switch Resistance		$I_{A2-} = 5\text{ V}$		108	240	$\Omega$
$R_{INH}$ Switch Resistance				135	300	
$R_{INL}$ Switch Resistance				810	1800	
<b><math>V_{REF}</math> (EXT)</b>						
Input Current	$I_{REF}$	$OA2 = V_{REF}$	0.15	0.40	0.65	mA
External Voltage Range	$V_{REF}$		4.75	5	5.25	V
<b>Power Supply Monitor</b>						
$V_{CC}$ Undervoltage Threshold		$V_{REF} = 5.0\text{ V}$	3.82	4.12	4.42	V
Hysteresis				40		mV
$V_+$ Undervoltage Threshold		$V_{REF} = 5.0\text{ V}$	9.1	9.8	10.6	V
Hysteresis				100		mV
<b>Gain Select, <math>\overline{\text{RETRACT}}</math>, <math>\overline{\text{ENABLE}}</math> Input</b>						
Input High Voltage	$V_{IH}$		3.5			V
Input Low Voltage	$V_{IL}$				1.5	
Input High Current	$I_{IH}$	$V_{IN} = 5\text{ V}$	-1		1	$\mu\text{A}$
Input Low Current	$I_{IL}$	$V_{IN} = 0\text{ V}$	-1		1	
<b>FAULT Output</b>						
Output High Voltage	$V_{OH}$	$I_{OH} = -100\ \mu\text{A}$	$V_{CC} - 0.8$	$V_{CC} - 0.33$		V
Output Low Voltage	$V_{OL}$	$I_{OL} = 1.6\text{ mA}$		0.25	0.50	
Output High Sourcing Current	$I_{OHS}$	$V_{OUT} = 0\text{ V}$		400	1100	$\mu\text{A}$
<b>RETRACT Current Control (<math>\overline{\text{RETRACT}} = \text{Low}</math>, Output Current from A to B)</b>						
$I_{RET}$ Bias Voltage	$V(I_{RET})$	$V_{DD} = 10\text{ V}$ , $R_{RET} = 3.74\text{ k}\Omega$		0.66		V
Retract Output Pull-Up Voltage	$V_{OUTA}$	$V_{DD} = 2.5\text{ V to }14\text{ V}$ , $I_{OUTA} = 30\text{ mA}$	$V_{DD} - 1$			
Retract Output Pull-Down Current	$I_{OUTB}$	$V_{DD} = 10\text{ V}$ , $V_{OUTB} = 5\text{ V}$ , $R_{RET} = 3.74\text{ k}\Omega$ $R_{SB} = 0.5\ \Omega$ , $T_A = 25^\circ\text{C}$	22	30	38	mA
Maximum Emergency Retract Current	$I_{OUTB} (\text{Max})$	$V_{DD} = 2\text{ V}$ , $V_{OUTB} = 0.7\text{ V}$ , $R_{RET} < 10\ \Omega$ , $R_{SB} = 0.5\ \Omega$	40			
Retract Current $V_{DD}$ Supply Rejection Ratio		$V_{DD} = 2\text{ V to }14\text{ V}$ , $R_{RET} = 3.74\text{ k}\Omega$		3.0		%/V
Retract Current Temperature Coefficient		$V_{DD} = 10\text{ V}$ , $R_{RET} = 3.74\text{ k}\Omega$		-0.3		%/°C

Notes

- a. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
- b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum.

**PIN CONFIGURATION AND ORDERING INFORMATION**

**ORDERING INFORMATION**

Part Number	Lead (Pb)-Free Part Number	Temperature Range	Package
Si9961ACY		0 to 70°C	SOIC-24 (Wide Body)
Si9961ACY-T1	Si9961ACY-T1—E3		

**APPLICATIONS**
**Introduction**

The Si9961A Voice Coil Motor (VCM) driver integrates the active feedback and drive components of a head-positioning servo loop for high-performance hard-disk applications. The Si9961A operates from a 12-V ( $\pm 10\%$ ) power supply and delivers 1 A of steady-state output current. This device is made possible by a power IC process which combines bipolar, CMOS and complimentary DMOS technologies. CMOS logic and linear components minimize power consumption, bipolar front-ends on critical amplifiers provide necessary accuracy, and complimentary (p- and n-channel) DMOS devices allow the transconductance output amplifier to operate from ground to  $V_{DD}$ . Two user-programmable, current feedback/input voltage ratios may be digitally selected to optimize gain for both seek and track following modes, to maximize system accuracy for a given DAC resolution. An undervoltage lockout circuit monitors the  $V+$  supply and generates a fault signal to trigger an orderly head-retract sequence at a voltage level sufficient to allow the spindle motor's back EMF-generated voltage to supply the necessary head parking energy. Head retract can also be commanded via a separate **RETRACT** input. VCM current during retract can be user programmed with a single external resistor. External components are limited to R/C filter components for loop compensation and the resistors that are required to program gain, retract current, and the load current sense.

**User-Programmable Gains**

During linear operation, the transconductance amplifiers' gains (input voltage at  $V_{IN}$  vs. VCM current, in Figure 1) are set by external resistors  $R_3 \rightarrow R_5$ ,  $R_{SA}$ , and  $R_{SB}$  and selected by gain input. After selecting a value for  $R_{SA}$  and  $R_{SB}$  that will yield the desired VCM current level, the High and Low feedback gain ratios may be determined by the following:

$$\text{High Gain} = \left( \frac{R_5}{R_3} \right) \frac{1}{4 R_S} \quad (\text{GAIN SELECT Input} = \text{High})$$


$$\text{Low Gain} = \left( \frac{R_5}{R_4} \right) \frac{1}{4 R_S} \quad (\text{GAIN SELECT Input} = \text{Low})$$

Where  $R_S = R_{SA} = R_{SB}$

Input offset current may then be calculated as:

$$I_{OS} = \frac{1}{4 R_S} \left( \left( \frac{R_S + R_{IN}}{R_{IN}} V_{OSA} \right) + 5 V_{IAS3} \right)$$

Where  $R_{IN} = R_3$  or  $R_4$



**FIGURE 1.** Si9961A Typical Application

**Head Retract**

A low on the RETRACT input pin turns output devices Q1 and Q4 on, and output devices Q2 and Q3 off. Maximum VCM current can be set during head retract by adding an external resistor between the IRET pin and ground. Maximum retract current may be calculated as:

$$I_{OUT} = 175 \times I_{ret} = 175 \times \frac{0.66\text{ V}}{R_{ret}}$$

Head retract can be initiated automatically by an undervoltage condition (either the 12-V or 5-V supplies on the Si9961A) by connecting the FAULT output to the RETRACT input.

A high ENABLE input puts both driver outputs in a high-impedance state. The ENABLE function can be used to

eliminate quiescent output current when power is applied but the head has been parked, such as a sleep mode. A sleep-mode power down sequence should be preceded by a retract signal since a power failure during this state may not provide adequate spindle-motor back EMF to permit head retraction.

**Transconductance Amplifier Compensation**

The Si9961A features an integrated transconductance amplifier to drive the voice coil motor (VCM). To ensure proper operation, this amplifier must be compensated specifically for the VCM being driven. As a first approximation, the torque constant and inertia of the VCM may be ignored, although they will have some influence on the final results, especially if large values are involved. (See Figure 1.)

**Frequency Compensation:**

The VCM transconductance (in siemens) of this simplified case may be expressed in the s (Laplace) plane as:

$$g_v = \frac{1}{s + \frac{R_v}{L_v}}$$

Where  $R_v$  = VCM resistance in ohms  
 $L_v$  = VCM inductance in henrys  
 $s$  is the Laplace operator

In this case, the transconductance pole is at  $-R_v/L_v$ . It is desirable to cancel this pole in the interest of stability. To do this, a compensation amplifier is cascaded with the VCM and its driver. The transfer function of this amplifier is:

$$H_c = A \times \frac{\left(s + \frac{1}{R_L \times C_L}\right)}{s}$$

Where  $R_L$  = Compensation amplifier feedback resistor in ohms  
 $C_L$  = Compensation amplifier feedback capacitor in farads  
 $A$  = Compensation amplifier and driver voltage gain at high frequency

If  $R_L \times C_L$  is set equal to  $L_v/R_v$ , then the combined open loop transconductance in siemens becomes:

$$g_{to} = \frac{A}{s \times L_v}$$

In this case, the transconductance has a single pole at the origin. If this open loop transfer is closed with a transimpedance amplifier having a gain of  $B$  ohms, the resultant closed loop transconductance stage has the transfer function (in siemens) of:

$$g_{tc} = \frac{\frac{A}{L_v}}{s + \frac{A \times B}{L_v}}$$

Where  $B$  = Current feedback transimpedance amplifier gain in ohms.

The entire transconductance now contains only a single pole at  $-A \times B/L_v$ .  $A$  and  $B$  are chosen to be considerably higher than the servo bandwidth, to avoid undue phase margin reduction.

As a typical example, in the referenced schematic, assume that  $R_{sa}$  and  $R_{sb} = 0.5 \Omega$ ,  $R_5 = R_3 = 10 \text{ k}\Omega$ , VCM inductance ( $L_v$ ) = 1.5 mH, VCM resistance ( $R_v$ ) = 15  $\Omega$ . Hence:

$$\begin{aligned} R_v &= 15 \Omega \\ L_v &= 1.5 \text{ mH} \\ B &= 2 \Omega \end{aligned}$$

$$\begin{aligned} A &= 16 \times R_L/10000 \\ C_L &= L_v/(R_v \times R_L) = 100 \times 10^{-6}/R_L \text{ farads} \end{aligned}$$

**Gain Optimization:**

There are three things to consider when optimizing the gain ( $A$ ) above. The first is servo bandwidth. The main criterion here is to avoid having the transconductance amplifier cause an undue loss of phase margin in the overall servo (mechanical + electrical + firmware) loop. The second is to avoid configuring a bandwidth that is more than required in view of noise and stability considerations. The third is to keep the voltage output waveform overshoot to a level that will not cause cross-conduction of the output FETs.

The first two problems can be considered together. Let us assume a disk drive with a spindle RPM of 4400 and with 50 servo sectors per track. The sample rate is therefore:

$$f_s = 50 \times \frac{440}{60} \quad \text{This is a sample frequency of 3667 Hz}$$

As a rule of thumb, the open loop unity gain crossover frequency of the entire servo (mechanical + electrical + firmware) loop should be less than 1/10 of the sample frequency. In this example, the servo open loop unity gain crossover frequency would be less than 367 Hz. If we allow only a 10° degradation in phase margin due to the transconductance amplifier, then a phase lag of 10° at 367 Hz is acceptable. This results in a 3-dB point in the transconductance at:

$$f_{3db} = \frac{367}{\tan(10)}$$

or a 3-dB point in the transconductance at 2081 Hz.

The pole in the closed loop transconductance ( $-A \times B / L_v$ ) should then be  $2081 \times 2 \times \pi = 13075$ . This means that  $A = 9.8$ . From the above equation for  $A$ ,  $R_L = 6.2 \text{ k}\Omega$ . This sets the minimum gain limit governed by the servo bandwidth requirements. The gain should not be much greater than this, since increased noise will degrade the servo response.

The third problem, keeping the transconductance amplifier voltage output wave form overshoot to a level that will not cause the wrong output FETs to conduct, can be evaluated by deriving the voltage transfer function of the closed loop transconductance amplifier from input voltage to output voltage ( $V_{in}$  to output  $A$  and  $B$  on the reference schematic).

This is:

$$H_{to} = A \times \frac{s + p}{s + x}$$

Where  $p = 1/(R_L \times C_L)$  or  $R_v/L_v$  Comp amplifier zero/VCM pole  
 $x = A \times B/L_v$  closed loop pole

If a unit step voltage is applied to the above transfer function and the inverse Laplace transform is taken, the output result is:

$$V_o = A \times \frac{p + (x - p) \times e^{-x \times t}}{x}$$

Where  $t$  = time

As we can see, if  $x = p$  (i.e. if the VCM pole and compensation amplifier zero = the transconductance closed loop pole), then  $V_o$  reduces to  $A$ . In other words, a step input results in a step output without overshoot. If  $x < p$  then a step input results in an increased rise time output and no overshoot. If  $x > p$ , a step input results in a step output with an overshoot.

If this overshoot is large enough, there may be a cross-conduction condition in the output FETs.

Let us look at the above equation at  $t = 0$  and  $t \gg 0$ , expressed in terms of the open loop high frequency voltage gain,  $A$ .

$$V_o = A \quad \text{At } t = 0$$

$$V_o = \frac{p \times L_v}{B} \quad \text{At } t \gg 0$$

In the example shown above,  $p = 10,000$  and  $A = 9.8$ . This means that there is some overshoot. At  $t = 0$ , the output voltage is 9.8 V per volt of input. At some later time, it has dropped to 7.5 V per volt of input. An overshoot of 31 % is thus produced.

The maximum overshoot voltage requires careful consideration, since it constitutes a potentially catastrophic problem area. If we had decided to optimize for no overshoot,  $A$  would equal 7.5, and hence the closed loop pole ( $A * B / L_v$ ) would be 10,000, which is a frequency of 1.592 kHz. This would have resulted in a phase margin degradation of  $13^\circ$  at the 367-Hz frequency desired. This may or may not be acceptable. One must weigh the servo bandwidth, phase margin degradation, and maximum voltage at the VCM for each individual case.

**Result:**

In the example for the 2081-Hz roll-off case with 31% overshoot and proper pole cancellation, the compensation values are:

$$R_L = 6.2 \text{ k}\Omega$$


$$C_L = 0.016 \text{ }\mu\text{F}$$

In the example for the 1592-Hz roll-off case with no overshoot and proper pole cancellation, the compensation values are:


$$R_L = 4.7 \text{ k}\Omega$$

$$C_L = 0.022 \text{ }\mu\text{F}$$


The linearity of the transconductance amplifier (around a center value of 500 mA/volt) is shown in Figure 2. In this case, the output current sense resistors ( $R_{SA}$  and  $R_{SB}$ ) were  $\pm 5\%$  tolerance,  $0.5 \text{ }\Omega$ . Any mismatch between  $R_{SA}$  and  $R_{SB}$  contribute directly to mismatch between the positive and negative “full-scale”. Including the external resistor mismatch, the overall loop nonlinearity is approximately 1% maximum over a  $\pm 250$ -mV input voltage range.




**FIGURE 2.** Si9961A Transconductance End Point Non-Linearity



**FIGURE 3.** Transconductance Amplifier



**FIGURE 4.**



**FIGURE 5.**





## Notice

Specifications of the products displayed herein are subject to change without notice. Vishay Intertechnology, Inc., or anyone on its behalf, assumes no responsibility or liability for any errors or inaccuracies.

Information contained herein is intended to provide a product description only. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Vishay's terms and conditions of sale for such products, Vishay assumes no liability whatsoever, and disclaims any express or implied warranty, relating to sale and/or use of Vishay products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright, or other intellectual property right.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications. Customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Vishay for any damages resulting from such improper use or sale.