Diagonal 8mm (Type 1/2) Progressive Scan CCD Image Sensor with Square Pixel for Color Cameras

Description

The ICX414AQ is a diagonal 8mm (Type 1/2) interline CCD solid-state image sensor with a square pixel array suitable for VGA format. Progressive scan allows all pixel's signals to be output independently within approximately 1/60 second. This chip features an electronic shutter with variable charge-storage time which makes it possible to realize full-frame still image without a mechanical shutter. High resolution and high color reproductivity are achieved through the use of R, G, B primary color mosaic filters. Further, high sensitivity and low dark current are achieved through the adoption of HAD (Hole-Accumulation Diode) sensors.

This chip is suitable for applications such as FA and surveillance cameras.

22 pin DIP (Cer-DIP)

Features

- Progressive scan allows individual readout of the image signals from all pixels.
- · High sensitivity
- Low smear
- High vertical resolution still images without a mechanical shutter
- Square pixel
- Supports VGA format
- Horizontal drive frequency: 24.54MHz
- R, G, B primary color mosaic filters on chip
- No voltage adjustments (reset gate and substrate bias are not adjusted.)
- High resolution, low dark current, high color reproductivity
- Continuous variable-speed shutter
- Excellent anti-blooming characteristics

Pin 1 2 2 4 4 8 8 Pin 12 H 31

Optical black position (Top View)

Device Structure

• Interline CCD image sensor

• Image size: Diagonal 8mm (Type 1/2)

• Number of effective pixels: 659 (H) \times 494 (V) approx. 330K pixels • Total number of pixels: 692 (H) \times 504 (V) approx. 350K pixels

 $\begin{array}{ll} \bullet \text{ Chip size:} & 7.48\text{mm (H)} \times 6.15\text{mm (V)} \\ \bullet \text{ Unit cell size:} & 9.9\mu\text{m (H)} \times 9.9\mu\text{m (V)} \\ \end{array}$

Optical black: Horizontal (H) direction: Front 2 pixels, rear 31 pixels
 Vartical (A) direction: Front 2 pixels, rear 31 pixels

Vertical (V) direction: Front 8 pixels, rear 2 pixels

Number of dummy bits: Horizontal 16

Vertical 5

• Substrate material: Silicon

Wfine $\mathbf{CCD}_{\mathsf{TM}}$

* Wfine CCD is trademark of Sony corporation.

Represents a CCD adopting progressive scan, primary color filter and square pixel.

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

USE RESTRICTION NOTICE (December 1, 2003 ver.)

This USE RESTRICTION NOTICE ("Notice") is for customers who are considering or currently using the CCD products ("Products") set forth in this specifications book. Sony Corporation ("Sony") may, at any time, modify this Notice which will be available to you in the latest specifications book for the Products. You should abide by the latest version of this Notice. If a Sony subsidiary or distributor has its own use restriction notice on the Products, such a use restriction notice will additionally apply between you and the subsidiary or distributor. You should consult a sales representative of the subsidiary or distributor of Sony on such a use restriction notice when you consider using the Products.

Use Restrictions

- The Products are intended for incorporation into such general electronic equipment as office products, communication products, measurement products, and home electronics products in accordance with the terms and conditions set forth in this specifications book and otherwise notified by Sony from time to time.
- You should not use the Products for critical applications which may pose a life- or injury- threatening risk or are highly likely to cause significant property damage in the event of failure of the Products. You should consult your Sony sales representative beforehand when you consider using the Products for such critical applications. In addition, you should not use the Products in weapon or military equipment.
- Sony disclaims and does not assume any liability and damages arising out of misuse, improper use, modification, use of the Products for the above-mentioned critical applications, weapon and military equipment, or any deviation from the requirements set forth in this specifications book.

Design for Safety

 Sony is making continuous efforts to further improve the quality and reliability of the Products; however, failure of a certain percentage of the Products is inevitable. Therefore, you should take sufficient care to ensure the safe design of your products such as component redundancy, anti-conflagration features, and features to prevent mis-operation in order to avoid accidents resulting in injury or death, fire or other social damage as a result of such failure.

Export Control

• If the Products are controlled items under the export control laws or regulations of various countries, approval may be required for the export of the Products under the said laws or regulations. You should be responsible for compliance with the said laws or regulations.

No License Implied

• The technical information shown in this specifications book is for your reference purposes only. The availability of this specifications book shall not be construed as giving any indication that Sony and its licensors will license any intellectual property rights in such information by any implication or otherwise. Sony will not assume responsibility for any problems in connection with your use of such information or for any infringement of third-party rights due to the same. It is therefore your sole legal and financial responsibility to resolve any such problems and infringement.

Governing Law


• This Notice shall be governed by and construed in accordance with the laws of Japan, without reference to principles of conflict of laws or choice of laws. All controversies and disputes arising out of or relating to this Notice shall be submitted to the exclusive jurisdiction of the Tokyo District Court in Japan as the court of first instance.

Other Applicable Terms and Conditions

• The terms and conditions in the Sony additional specifications, which will be made available to you when you order the Products, shall also be applicable to your use of the Products as well as to this specifications book. You should review those terms and conditions when you consider purchasing and/or using the Products.

Block Diagram and Pin Configuration

(Top View)



Pin Description

| Pin No. | Symbol | Description | Pin No. | Symbol | Description |
|---------|--------|----------------------------------|---------|--------|---|
| 1 | NC | | 12 | VDD | Supply voltage |
| 2 | NC | | 13 | φRG | Reset gate clock |
| 3 | Vфз | Vertical register transfer clock | 14 | VL | Protective transistor bias |
| 4 | Vф2 | Vertical register transfer clock | 15 | φSUB | Substrate clock |
| 5 | Vф1 | Vertical register transfer clock | 16 | Нф1 | Horizontal register transfer clock |
| 6 | NC | | 17 | Нф2 | Horizontal register transfer clock |
| 7 | GND | GND | 18 | NC | |
| 8 | NC | | 19 | NC | |
| 9 | Vout | Signal output | 20 | Csub | Substrate bias*2 |
| 10 | Cgg | Output amplifier gate*1 | 21 | SUBCIR | Supply voltage for the substrate voltage generation |
| 11 | NC | | 22 | NC | |

^{*1} DC bias is applied within the CCD, so that this pin should be grounded externally through a capacitance of 1µF or more.

^{*2} DC bias is applied within the CCD, so that this pin should be grounded externally through a capacitance of 0.1µF or more.

Absolute Maximum Ratings

| | Item | Ratings | Unit | Remarks | |
|-----------------------|-----------------------------------|------------------|------|---------|--|
| Substrate clock φSUE | B – GND | −0.3 to +55 | V | | |
| Supply voltage | -0.3 to +18 | V | | | |
| Cappi, railage | Vdd, Vout, Cgg, SUBCIR – фSUB | -55 to +10 | V | | |
| Clock input voltage | Vφ1, Vφ2, Vφ3 – GND | − GND −15 to +20 | | | |
| - Crook input voltage | Vφ1, Vφ2, Vφ3 – φSUB | to +10 | V | | |
| Voltage difference be | tween vertical clock input pins | to +15 | V | *1 | |
| Voltage difference be | tween horizongal clock input pins | to +17 | V | | |
| Hφ1, Hφ2 – Vφ3 | | -16 to +16 | V | | |
| Hφ1, Hφ2 – GND | | -10 to +15 | V | | |
| Hφ1, Hφ2 − φSUB | | -55 to +10 | V | | |
| VL – | | -65 to +0.3 | V | | |
| Vφ2, Vφ3 – VL | | -0.3 to +27.5 | V | | |
| RG – GND | | -0.3 to +22.5 | V | | |
| Vφ1, Hφ1, Hφ2, GND - | - VL | -0.3 to +17.5 | V | | |
| Storage temperature | | -30 to +80 | °C | | |
| Performance guarant | ee temperature | -10 to +60 | °C | | |
| Operating temperatur | е | -10 to +75 | °C | | |

 $^{^{*1}\,}$ +27V (Max.) when clock width < 10µs, clock duty factor < 0.1%.

⁺¹⁶V (Max.) is guaranteed for power-on and power-off.

Bias Conditions

| Item | Symbol | Min. | Тур. | Max. | Unit | Remarks |
|----------------------------|--------|-------|------|-------|------|---------|
| Supply voltage | VDD | 14.55 | 15.0 | 15.45 | V | |
| Protective transistor bias | VL | | *1 | | | |
| Substrate clock | φSUB | | *2 | | | |
| Reset gate clock | φRG | | *3 | | | |

^{*1} VL setting is the VvL voltage of the vertical transfer clock waveform, or the same voltage as the VL power supply for the V driver should be used.

Set SUBCIR pin to open when applying a DC bias the substrate clock pin.

Adjust the substrate voltage because the setting value of the substrate voltage is indicated on the back of image sensor by a special code when applying a DC bias the substrate clock pin.

| Vsub code – two characters indication | | |
|---------------------------------------|------------|-----------------|
| | \uparrow | \uparrow |
| Integer po | rtion | Decimal portion |

The integer portion of the code and the actual value correspond to each other as follows.

| Integer portion of code | Α | С | d | Е | f | G | h | J |
|-------------------------|---|---|---|---|---|----|----|----|
| Value | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 |

[Example] "A5" \rightarrow Vsub = 5.5V

DC Characteristics

| Item | Symbol | Min. | Тур. | Max. | Unit | Remarks |
|----------------|--------|------|------|------|------|---------|
| Supply current | IDD | 4.0 | 7.0 | 9.0 | mA | |

^{*2} Indications of substrate voltage setting value


^{*3} Do not apply a DC bias to the reset gate clock pins, because a DC bias is generated within the CCD.


Clock Voltage Conditions

| Item | Symbol | Min. | Тур. | Max. | Unit | Waveform Diagram | Remarks |
|-----------------------------------|------------------|-------|------|-------|------|---------------------|--|
| Readout clock voltage | Vvт | 14.55 | 15.0 | 15.45 | V | 1 | |
| | VvH02 | -0.05 | 0 | 0.05 | V | 2 | Vvh = Vvh02 |
| | Vvh1, Vvh2, Vvh3 | -0.2 | 0 | 0.05 | V | 2 | |
| | VVL1, VVL2, VVL3 | -7.8 | -7.5 | -7.2 | V | 2 | VvL = (VvL1 + VvL3)/2 (During 24.54MHz) |
| Vertical transfer clock | VVL1, VVL2, VVL3 | -8.0 | -7.5 | -7.0 | V | 2 | VvL = (VvL1 + VvL3)/2 (During 12.27MHz) |
| voltage | Vφ1, Vφ2, Vφ3 | 6.8 | 7.5 | 8.05 | V | 2 | |
| | VVL1 — VVL3 | | | 0.1 | V | 2 | |
| | Vvнн | | | 0.5 | V | 2 | High-level coupling |
| | VVHL | | | 0.5 | V | 2 | High-level coupling |
| | Vvlh | | | 0.5 | V | 2 | Low-level coupling |
| | VVLL | | | 0.5 | V | 2 | Low-level coupling |
| | Vфн | 4.75 | 5.0 | 5.25 | V | 3 | |
| Horizontal transfer clock voltage | VHL | -0.05 | 0 | 0.05 | V | 3 | |
| olook voltago | Vcr | 0.8 | 2.5 | | V | 3 | Cross-point voltage |
| | Vþrg | 4.5 | 5.0 | 5.5 | V | 4 | |
| Reset gate clock voltage | Vrglh – Vrgll | | | 0.8 | V | 4 | Low-level coupling |
| 1 | VRGL - VRGLm | | | 0.5 | V | 4 | Low-level coupling |
| Substrate clock voltage | Vфsuв | 21.5 | 22.5 | 23.5 | V | 5 | |

Clock Equivalent Circuit Constants


| Item | Symbol | Min. | Тур. | Max. | Unit | Remarks |
|---|------------|------|------|------|------|---------|
| | Сф∨1 | | 3900 | | pF | |
| Capacitance between vertical transfer clock and GND | Сф∨2 | | 3300 | | pF | |
| | Сф∨з | | 3300 | | pF | |
| | СфV12 | | 2200 | | pF | |
| Capacitance between vertical transfer clocks | Сф∨23 | | 2200 | | pF | |
| | Сф∨31 | | 1800 | | pF | |
| Capacitance between horizontal transfer clock and GND | Сфн1, Сфн2 | | 47 | | pF | |
| Capacitance between horizontal transfer clocks | Сфнн | | 30 | | pF | |
| Capacitance between reset gate clock and GND | Сфяс | | 6 | | pF | |
| Capacitance between substrate clock and GND | Сфѕив | | 390 | | pF | |
| Vantical transfer also la suita nasistan | R1, R2 | | 27 | | Ω | |
| Vertical transfer clock series resistor | Rз | | 22 | | Ω | |
| Vertical transfer clock ground resistor | RGND | | 100 | | Ω | |
| Horizontal transfer clock series resistor | Rфн1, Rфн2 | | 16 | | Ω | |
| Reset gate clock series resistor | Rørg | | 39 | | Ω | |





Vertical transfer clock equivalent circuit

Horizontal transfer clock equivalent circuit




Reset gate clock equivalent circuit

SONY ICX414AQ

Drive Clock Waveform Conditions

(1) Readout clock waveform







Note) Readout clock is used by composing vertical transfer clocks $V\phi_2$ and $V\phi_3.$

(2) Vertical transfer clock waveform


 $V\varphi_1$



Vф2




Vфз




$$\begin{array}{c} V\phi v_1 = VvH_1 - VvL_{01} \\ V\phi v_2 = VvH_{02} - VvL_{2} \\ - 8 - V\phi v_3 = VvH_{3} - VvL_{03} \end{array}$$

(3) Horizontal transfer clock waveform



Cross-point voltage for the $H\phi_1$ rising side of the horizontal transfer clocks $H\phi_1$ and $H\phi_2$ waveforms is V_{CR} . The overlap period for twh and twl of horizontal transfer clocks $H\phi_1$ and $H\phi_2$ is two.

(4) Reset gate clock waveform



VRGLH is the maximum value and VRGLL is the minimum value of the coupling waveform during the period from Point A in the above diagram until the rising edge of RG.

In addition, VRGL is the average value of VRGLH and VRGLL.


$$V_{RGL} = (V_{RGLH} + V_{RGLL})/2$$

Assuming VRGH is the minimum value during the interval twh, then:

$$V \phi RG = V RGH - V RGL$$

Negative overshoot level during the falling edge of RG is VRGLm.

(5) Substrate clock waveform



Clock Switching Characteristics (Horizontal drive frequency: 24.54MHz)

| lt | Oah al | | twh | | | twl | | | tr | | | tf | | 1.1:4 | Damada |
|-------------------------|------------------|------|------|------|------|------|------|------|------|------|------|------|------|-------|----------------------|
| Item | Symbol | Min. | Тур. | Мах. | Min. | Тур. | Мах. | Min. | Тур. | Max. | Min. | Тур. | Мах. | Unit | Remarks |
| Readout clock | VT | 2.3 | 2.5 | | | | | | 0.5 | | | 0.5 | | μs | During readout |
| Vertical transfer clock | Vф1, Vф2, Vф3 | | | | | | | | | | 15 | | 250 | ns | When using CXD3400N |
| Horizontal | Нф1 | 10.5 | 14.6 | | 10.5 | 14.6 | | | 6.4 | 10.5 | | 6.4 | 10.5 | | 44 > 4# Omo |
| transfer clock | Нф2 | 10.5 | 14.6 | | 10.5 | 14.6 | | | 6.4 | 10.5 | | 6.4 | 10.5 | ns | $tf \ge tr - 2ns$ |
| Reset gate clock | φRG | 6 | 8 | | | 25.8 | | | 4 | | | 3 | | ns | |
| Substrate clock | φSUB | 0.75 | 0.9 | | | | | | | 0.5 | | | 0.5 | μs | When draining charge |

| Itom | Cumbal | | two | | l loit | Domorko | |
|---------------------------|--------------------------|------|------|------|--------|---------|--|
| Item | Symbol | Min. | Тур. | Мах. | Unit | Remarks | |
| Horizontal transfer clock | Н ф1, Н ф2 | 10.5 | 14.6 | | ns | *1 | |

Clock Switching Characteristics (Horizontal drive frequency: 12.27MHz)

| lt | Symbol | | twh | | | twl | | tr | | | tf | | Lloit | Domorko | |
|-------------------------|------------------|------|------|------|------|------|------|------|------|------|------|------|-------|---------|----------------------|
| Item | | Min. | Тур. | Мах. | Unit | Remarks |
| Readout clock | VT | 4.6 | 5.0 | | | | | | 0.5 | | | 0.5 | | μs | During readout |
| Vertical transfer clock | Vφ1, Vφ2, Vφ3 | | | | | | | | | | 15 | | 350 | ns | When using CXD3400N |
| Horizontal | Нф1 | 24 | 30 | | 25 | 31.5 | | | 10 | 17.5 | | 10 | 17.5 | | # > + = O = = |
| transfer clock | Нф2 | 26.5 | 31.5 | | 25 | 30 | | | 10 | 15 | | 10 | 15 | ns | tf ≥ tr – 2ns |
| Reset gate clock | φRG | 11 | 13 | | | 62.5 | | | 3 | | | 3 | | ns | |
| Substrate clock | φSUB | 1.5 | 1.8 | | | | | | | 0.5 | | | 0.5 | μs | When draining charge |

| lt a ma | Cumbal | two |) | Llmit | Domorko | |
|---------------------------|----------|----------|--------|-------|---------|--|
| ltem | Symbol | Min. Typ | . Max. | Unit | Remarks | |
| Horizontal transfer clock | Нф1, Нф2 | 21.5 25. | 5 | ns | *1 | |

^{*1} The overlap period of twh and twl of horizontal transfer clocks $H\phi_1$ and $H\phi_2$ is two.


Image Sensor Characteristics

 $(Ta = 25^{\circ}C)$


| Item | Symbol | Min. | Тур. | Max. | Unit | Measurement method | Remarks |
|--|--------|------|------|------|------|--------------------|-------------------------------------|
| G Sensitivity | Sg | 670 | 840 | 1100 | mV | 1 | 1/30s accumulation conversion value |
| Sensitivity comparison | Rr | 0.4 | 0.55 | 0.7 | | 1 | |
| | Rb | 0.3 | 0.45 | 0.6 | | 1 | |
| Saturation signal | Vsat | 500 | | | mV | 2 | Ta = 60°C |
| Smear | Sm | | -100 | -92 | dB | 3 | |
| Video signal shading | SHg | | | 25 | % | 4 | Zone 0 |
| Uniformity between video signal channels | ∆Srg | | | 8 | % | 5 | |
| | ∆Sbg | | | 8 | % | 5 | |
| Dark signal | Vdt | | | 2 | mV | 6 | Ta = 60°C |
| Dark signal shading | ΔVdt | | | 1 | mV | 7 | Ta = 60°C |
| Lag | Lag | | | 0.5 | % | 8 | |

Note) All image sensor characteristic data noted above is for operation in 1/60s progressive scan mode.

Zone Definition of Video Signal Shading



Measurement System




Note) Adjust the amplifier gain so that the gain between [*A] and [*B], and between [*A] and [*C] equals 1.

Image Sensor Characteristics Measurement Method

Measurement conditions

- (1) In the following measurements, the device drive conditions are at the typical values of the bias and clock voltage conditions.
- (2) In the following measurements, spot blemishes are excluded and, unless otherwise specified, the optical black level (OB) is used as the reference for the signal output, which is taken as the value of the Gr/Gb channel signal output or the R/B channel signal output of the measurement system.
- (2) In the following measurements, this image sensor is operated in 1/60s all pixels progressive scan mode.

O Color coding of this image sensor & Readout



The primary color filters of this image sensor are arranged in the layout shown in the figure on the left (Bayer arrangement). Gr and Gb denote the G signals on the same line as the R signal and the B signal, respectively.

Horizontal register


Color Coding Diagram

All pixels' signals are output successively in a 1/60s period.

R signal and Gr signal lines and Gb signal and B signal lines are output sequentially.

Image sensor readout mode


The diagram below shows the output methods for the following two readout modes.



1. Progressive scan mode

In this mode, all pixel signals are output in non-interlace format in 1/60s.

All pixel signals within the same exposure period are read out simultaneously, making this mode suitable for high resolution image capturing.



2. Center scan mode

This is the center scan mode using the progressive scan method.

The undesired portions are swept by vertical register high-speed transfer, and the picture center portion is cut out.

There are the mode (120 frames/s) which outputs 222 lines of an output line portion, and the mode (240 frames/s) which outputs 76 lines.

O Definition of standard imaging conditions

(1) Standard imaging condition I:

Use a pattern box (luminance: 706cd/m², color temperature of 3200K halogen source) as a subject. (Pattern for evaluation is not applicable.) Use a testing standard lens with CM500S (t = 1.0mm) as an IR cut filter and image at F5.6. The luminous intensity to the sensor receiving surface at this point is defined as the standard sensitivity testing luminous intensity.

(2) Standard imaging condition II:

Image a light source (color temperature of 3200K) with a uniformity of brightness within 2% at all angles. Use a testing standard lens with CM500S (t = 1.0mm) as an IR cut filter. The luminous intensity is adjusted to the value indicated in each testing item by the lens diaphragm.

1. G Sensitivity, sensitivity comparison

Set to the standard imaging condition I. After setting the electronic shutter mode with a shutter speed of 1/100s, measure the signal outputs (VgR, Vgb, VR and VB) at the center of each Gr, Gb, R and B channel screen, and substitute the values into the following formulas.

$$VG = (VGr + VGb)/2$$

$$Sg = VG \times \frac{100}{30} \text{ [mV]}$$

$$Rr = VR/VG$$

$$Rb = VB/VG$$

2. Saturation signal

Set to the standard imaging condition II. After adjusting the luminous intensity to 20 times the intensity with the average value of the Gr signal output, 150mV, measure the minimum values of the Gr, Gb, R and B signal outputs.

3. Smear

Set to the standard imaging condition III. With the lens diaphragm at F5.6 to F8, first adjust the average value of the Gr signal output to 150mV. Measure the average values of the Gr signal output, Gb signal output, R signal output and B signal output (Gra, Gba, Ra, Ba), and then adjust the luminous intensity to 500 times the intensity with the average value of the Gr signal output, 150mV.

After the readout clock is stopped and the charge drain is executed by the electronic shutter at the respective H blankings, measure the maximum value (Vsm [mV]) independent of the Gr, Gb, R and B signal outputs, and substitute the values into the following formula.

$$Sm = 20 \times log \left(Vsm \div \frac{Gra + Gba + Ra + Ba}{4} \times \frac{1}{500} \times \frac{1}{10} \right) [dB] \ (1/10V \ method \ conversion \ value)$$

SONY ICX414AQ

4. Video signal shading

Set to the standard imaging condition II. With the lens diaphragm at F5.6 to F8, adjusting the luminous intensity so that the average value of the Gr signal output is 150mV. Then measure the maximum value (Grmax [mV]) and minimum value (Grmin [mV]) of the Gr signal output and substitute the values into the following formula.

SHg =
$$(Grmax - Grmin)/150 \times 100$$
 [%]

5. Unifoemity between video signal channels

After measuring 4, measure the maximum (Rmax [mV]) and minimum (Rmin [mV]) values of R signal, and the maximum (Bmax [mV]) and minimum (Bmin [mV]) values of B signal. Substitute the values into the following formula.

$$\Delta$$
Srg = (Rmax – Rmin)/150 × 100 [%]
 Δ Sbg = (Bmax – Bmin)/150 × 100 [%]

6. Dark signal

Measure the average value of the signal output (Vdt [mV]) with the device ambient temperature of 60°C and the device in the light-obstructed state, using the horizontal idle transfer level as a reference.

7. Dark signal shading


After measuring 6, measure the maximum (Vdmax [mV]) and minimum (Vdmin [mV]) values of the dark signal output and substitute the values into the following formula.

$$\Delta Vdt = Vdmax - Vdmin [mV]$$

8. Lag


Adjust the Gr signal output value generated by the strobe light to 150mV. After setting the strobe light so that it strobes with the following timing, measure the residual signal amount (Vlag). Substitute the value into the following formula.


$$Lag = (Vlag/150) \times 100 [\%]$$



Drive Circuit


Spectral Sensitivity Characteristics (Excludes lens characteristics and light source characteristics)








Progressive Scan Mode/Center Scand Mode Drive Timing Chart (Vertical Sync "a" Enlarged)

"a" Enlarged

























Notes on Handling

1) Static charge prevention

CCD image sensors are easily damaged by static discharge. Before handling be sure to take the following protective measures.

- a) Either handle bare handed or use non-chargeable gloves, clothes or material. Also use conductive shoes.
- b) When handling directly use an earth band.
- c) Install a conductive mat on the floor or working table to prevent the generation of static electricity.
- d) Ionized air is recommended for discharge when handling CCD image sensor.
- e) For the shipment of mounted substrates, use boxes treated for the prevention of static charges.

2) Soldering

- a) Make sure the package temperature does not exceed 80°C.
- b) Solder dipping in a mounting furnace causes damage to the glass and other defects. Use a 30W soldering iron with a ground wire and solder each pin in less than 2 seconds. For repairs and remount, cool sufficiently.
- c) To dismount an image sensor, do not use a solder suction equipment. When using an electric desoldering tool, use a thermal controller of the zero cross On/Off type and connect it to ground.


3) Dust and dirt protection

Image sensors are packed and delivered by taking care of protecting its glass plates from harmful dust and dirt. Clean glass plates with the following operation as required, and use them.

- a) Perform all assembly operations in a clean room (class 1000 or less).
- b) Do not either touch glass plates by hand or have any object come in contact with glass surfaces. Should dirt stick to a glass surface, blow it off with an air blower. (For dirt stuck through static electricity ionized air is recommended.)
- c) Clean with a cotton bud and ethyl alcohol if the grease stained. Be careful not to scratch the glass.
- d) Keep in a case to protect from dust and dirt. To prevent dew condensation, preheat or precool when moving to a room with great temperature differences.
- e) When a protective tape is applied before shipping, just before use remove the tape applied for electrostatic protection. Do not reuse the tape.

4) Installing (attaching)

a) Remain within the following limits when applying a static load to the package. Do not apply any load more than 0.7mm inside the outer perimeter of the glass portion, and do not apply any load or impact to limited portions. (This may cause cracks in the package.)



b) If a load is applied to the entire surface by a hard component, bending stress may be generated and the package may fracture, etc., depending on the flatness of the ceramic portions. Therefore, for installation, use either an elastic load, such as a spring plate, or an adhesive.

- c) The adhesive may cause the marking on the rear surface to disappear, especially in case the regulated voltage value is indicated on the rear surface. Therefore, the adhesive should not be applied to this area, and indicated values should be transferred to other locations as a precaution.
- d) The notch of the package is used for directional index, and that can not be used for reference of fixing. In addition, the cover glass and seal resin may overlap with the notch of the package.
- e) If the leads are bent repeatedly and metal, etc., clash or rub against the package, the dust may be generated by the fragments of resin.
- f) Acrylate anaerobic adhesives are generally used to attach CCD image sensors. In addition, cyanoacrylate instantaneous adhesives are sometimes used jointly with acrylate anaerobic adhesives. (reference)


5) Others

- a) Do not expose to strong light (sun rays) for long periods, as color filters will be discolored. When high luminous objects are imaged with the exposure level controlled by the electronic iris, the luminance of the image-plane may become excessive and discoloring of the color filter will possibly be accelerated. In such a case, it is advisable that taking-lens with the automatic-iris and closing of the shutter during the poweroff mode should be properly arranged. For continuous using under cruel condition exceeding the normal using condition, consult our company.
- b) Exposure to high temperature or humidity will affect the characteristics. Accordingly avoid storage or usage in such conditions.
- c) Brown stains may be seen on the bottom or side of the package. But this does not affect the CCD characteristics.

Package Outline

Unit: mm

22 pin DIP (600mil)



The rotation angle of the effective image area relative to H and V is \pm 1 $^{\circ}$ 2

6. The height from bottom "C" to the effective image area is 1.41 \pm 0.15mm

The tilt of the effective image area relative to the bottom "C" is less than 60μm.

8. The thickness of the cover glass is 0.75mm, and the refractive index is 1.5.

9. The notches on the bottom must not be used for reference of fixing.

AS-B15-03(E)

DRAWING NUMBER

2.60g

TIN PLATING

Cer-DIP

PACKAGE MATERIAL

LEAD TREATMENT LEAD MATERIAL PACKAGE MASS

42 ALLOY

0.3

 \oplus