

## 2-Mb (128K x 18) Flow-Through Sync SRAM

#### **Features**

- 128K x 18 common I/O
- 3.3V –5% and +10% core power supply (V<sub>DD</sub>)
- 3.3V I/O supply (V<sub>DDQ</sub>)
- · Fast clock-to-output times
  - 6.5 ns (133-MHz version)
  - 7.5 ns (117-MHz version)
- Provide high-performance 2-1-1-1 access rate
- User-selectable burst counter supporting Intel<sup>®</sup>
   Pentium<sup>®</sup> interleaved or linear burst sequences
- Separate processor and controller address strobes
- · Synchronous self-timed write
- Asynchronous output enable
- Supports 3.3V I/O level
- · Offered in JEDEC-standard 100-pin TQFP package
- · "ZZ" Sleep Mode option

## Functional Description[1]


The CY7C1324F is a 131,072 x 18 synchronous cache RAM designed to interface with high-speed microprocessors with minimum glue logic. Maximum access delay from clock rise is

6.5 ns (133-MHz version). A 2-bit on-chip counter captures the first address in a burst and increments the address automatically for the rest of the burst access. All synchronous inputs are gated by registers controlled by a positive-edge-triggered Clock Input (CLK). The synchronous inputs include all addresses, all data inputs, address-pipelining Chip Enable ( $\overline{\text{CE}}_1$ ), depth-expansion Chip Enables (CE2 and  $\overline{\text{CE}}_3$ ), Burst Control inputs ( $\overline{\text{ADSC}}$ ,  $\overline{\text{ADSP}}$ , and  $\overline{\text{ADV}}$ ), Write Enables ( $\overline{\text{BW}}_{[A:B]}$ , and  $\overline{\text{BWE}}$ ), and Global Write ( $\overline{\text{GW}}$ ). Asynchronous inputs include the Output Enable ( $\overline{\text{OE}}$ ) and the ZZ pin.

The CY7C1324F allows either interleaved or linear burst sequences, selected by the MODE input pin. A HIGH selects an interleaved burst sequence, while a LOW selects a linear burst sequence. Burst accesses can be initiated with the Processor Address Strobe (ADSP) or the cache Controller Address Strobe (ADSC) inputs. Address advancement is controlled by the Address Advancement (ADV) input.

Addresses and chip enables are registered at rising edge of clock when either Address Strobe Processor ( $\overline{ADSP}$ ) or Address Strobe Controller ( $\overline{ADSC}$ ) are active. Subsequent burst addresses can be internally generated as controlled by the Advance pin ( $\overline{ADV}$ ).

The CY7C1324F operates from a +3.3V core power supply while all outputs may operate with a +3.3V supply. All inputs and outputs are JEDEC-standard JESD8-5-compatible.



Note:

1. For best-practices recommendations, please refer to the Cypress application note System Design Guidelines on www.cypress.com.




## **Selection Guide**

	133 MHz	117 MHz	Unit
Maximum Access Time	6.5	7.5	ns
Maximum Operating Current	225	220	mA
Maximum Standby Current	40	40	mA

## **Pin Configurations**

#### 100-Pin TQFP





## **Pin Descriptions**

Name	TQFP	I/O	Description
A0, A1, A	37,36,32, 33,34,35, 44,45,46, 47,48,49,80, 81,82, 99,100	Input- Synchronous	Address Inputs used to select one of the 128K address locations. Sampled at the rising edge of the CLK if ADSP or ADSC is active LOW, and $\overline{CE}_1$ , $\overline{CE}_2$ , and $\overline{CE}_3$ are sampled active. $A_{[1:0]}$ feed the 2-bit counter.
$\overline{BW}_{A,}\overline{BW}_{B}$	93,94,	Input- Synchronous	Byte Write Select Inputs, active LOW. Qualified with BWE to conduct Byte Writes to the SRAM. Sampled on the rising edge of CLK.
GW	88	Input- Synchronous	<b>Global Write Enable Input, active LOW</b> . When asserted LOW on the rising edge of $\underline{CLK}$ , a global $\underline{Write}$ is conducted (ALL bytes are written, regardless of the values on $\overline{BW}_{[A:B]}$ and $\overline{BWE}$ ).
BWE	87	Input- Synchronous	<b>Byte Write Enable Input, active LOW</b> . Sampled on the rising edge of CLK. This signal must be asserted LOW to conduct a Byte Write.
CLK	89	Input-Clock	<b>Clock Input</b> . Used to capture all synchronous inputs to the device. Also used to increment the burst counter when ADV is asserted LOW, during a burst operation.
CE₁	98	Input- Synchronous	Chip Enable 1 Input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with $CE_2$ and $\overline{CE}_3$ to select/deselect the device. ADSP is ignored if $\overline{CE}_1$ is HIGH.
CE <sub>2</sub>	97	Input- Synchronous	Chip Enable 2 Input, active HIGH. Sampled on the rising edge of CLK. Used in conjunction with $\overline{CE}_1$ and $\overline{CE}_3$ to select/deselect the device.
CE <sub>3</sub>	92	Input- Synchronous	Chip Enable 3 Input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with $\overline{CE}_1$ and $\overline{CE}_2$ to select/deselect the device.
ŌĒ	86	Input- Asynchronou s	Output Enable, asynchronous input, active LOW. Controls the direction of the I/O pins. When LOW, the I/O pins behave as outputs. When deasserted HIGH, I/O pins are three-stated, and act as input data pins. OE is masked during the first clock of a Read cycle when emerging from a deselected state.
ADV	83	Input- Synchronous	Advance Input signal, sampled on the rising edge of CLK. When asserted, it automatically increments the address in a burst cycle.
ADSP	84	Input- Synchronous	Address Strobe from Processor, sampled on the rising edge of CLK, active LOW. When asserted LOW, addresses presented to the device are captured in the address registers. A $_{[1:0]}$ are also loaded into the burst counter. When $\overline{ADSP}$ and $\overline{ADSC}$ are both asserted, only $\overline{ADSP}$ is recognized. $\overline{ASDP}$ is ignored when $\overline{CE}_1$ is deasserted HIGH
ADSC	85	Input- Synchronous	Address Strobe from Controller, sampled on the rising edge of CLK, active LOW. When asserted LOW, addresses presented to the device are captured in the address registers. A <sub>[1:0]</sub> are also loaded into the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognized.
ZZ	64	Input- Asynchronou s	<b>ZZ</b> "sleep" Input, active HIGH. When asserted HIGH places the device in a non-time-critical "sleep" condition with data integrity preserved. For normal operation, this pin has to be LOW or left floating. ZZ pin has an internal pull-down.
DQs DQP <sub>A,</sub> DQP <sub>B</sub>	58,59,62,63, 68,69,72, 73,8,9,12, 13,18,19,22, 23 24,74	I/O- Synchronous	Bidirectional Data I/O Lines. As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they deliver the data contained in the memory location specified by the addresses presented during the previous clock rise of the Read cycle. The direction of the pins is controlled by $\overline{OE}$ . When $\overline{OE}$ is asserted LOW, the pins behave as outputs. When HIGH, DQs and DQP <sub>[A:B]</sub> are placed in a three-state condition.
$V_{DD}$	15,41, 65, 91	Power Supply	Power supply inputs to the core of the device.
V <sub>SS</sub>	5,10,17,21, 26,40,55,60, 67,71,76, 90	Ground	Ground for the device.



## Pin Descriptions (continued)

Name	TQFP	I/O	Description
$V_{\mathrm{DDQ}}$	4,11,20, 27,54,61, 70,77	I/O Power Supply	Power supply for the I/O circuitry.
MODE	31	Input- Static	<b>Selects Burst Order</b> . When tied to GND selects linear burst sequence. When tied to $V_{DD}$ or left floating selects interleaved burst sequence. This is a strap pin and should remain static during device operation. Mode Pin has an internal pull-up.
NC	1,2,3,6,714, 16,25,28,29, 30,38,39, 42,43,50,51, 52,53,56, 57,66,75,78, 79,95,96		No Connects. Not Internally connected to the die.

#### **Functional Overview**

All synchronous inputs pass through input registers controlled by the rising edge of the clock. Maximum access delay from the clock rise ( $t_{\rm CDV}$ ) is 6.5 ns (133-MHz device).

The CY7C1324F supports secondary cache in systems utilizing either a linear or interleaved burst sequence. The interleaved burst order supports Pentium and i486™ processors. The linear burst sequence is suited for processors that utilize a linear burst sequence. The burst order is user-selectable, and is determined by sampling the MODE input. Accesses <u>can be</u> initiated with either the Processor <u>Address</u> Strobe (ADSP) or the Controller Address Strobe (ADSC). Address <u>advancement</u> through the burst sequence is controlled by the ADV input. A two-bit on-chip wraparound burst counter captures the first address in a burst sequence and automatically increments the address for the rest of the burst access.

Byte write operations are qualified with the Byte Write Enable (BWE) and Byte Write Select (BW[A:B]) inputs. A Global Write Enable (GW) overrides all byte write inputs and writes data to all four bytes. All writes are simplified with on-chip synchronous self-timed write circuitry.

Three synchronous Chip Selects  $(\overline{CE}_1, CE_2, \overline{CE}_3)$  and an asynchronous Output Enable (OE) provide for easy bank selection and output tri-state control. ADSP is ignored if  $\overline{CE}_1$  is HIGH.

### **Single Read Accesses**

A single read access is initiated when the following conditions are satisfied at clock rise: (1)  $\overline{\text{CE}_1}$ ,  $\overline{\text{CE}_2}$ , and  $\overline{\text{CE}_3}$  are all asserted active, and (2)  $\overline{\text{ADSP}}$  or  $\overline{\text{ADSC}}$  is asserted LOW (if the access is initiated by  $\overline{\text{ADSC}}$ , the write inputs must be deasserted during this first cycle). The address presented to the address inputs is latched into the address register and the burst counter/control logic and presented to the memory core. If the  $\overline{\text{OE}}$  input is asserted LOW, the requested data will be available at the data outputs a maximum to  $t_{\text{CDV}}$  after clock rise.  $\overline{\text{ADSP}}$  is ignored if  $\overline{\text{CE}_1}$  is HIGH.

#### Single Write Accesses Initiated by ADSP

This access is initiated when the following conditions are satisfied at clock rise: (1)  $CE_1$ ,  $CE_2$ ,  $CE_3$  are all asserted active, and (2) ADSP is asserted LOW. The addresses

presented are loaded into the address register and the burst inputs (GW, BWE, and BW[A:B]) are ignored during this first clock cycle. If the write inputs are asserted active (see Write Cycle Descriptions table for appropriate states that indicate a Write) on the next clock rise, the appropriate data will be latched and written into the device. Byte Writes are allowed. During Byte Writes, BWA controls DQA and BWB controls DQB. All I/Os are three-stated during a Byte Write. Since this is a common I/O device, the asynchronous  $\overline{OE}$  input signal must be deasserted and the I/Os must be three-stated prior to the presentation of data to DQs. As a safety precaution, the data lines are three-stated once a write cycle is detected, regardless of the state of  $\overline{OE}$ .

## Single Write Accesses Initiated by ADSC

This write access is initiated when the following conditions are satisfied at  $\underline{clock}$  rise: (1)  $\overline{CE}_1$ ,  $\overline{CE}_2$ , and  $\underline{CE}_3$  are all asserted active, (2)  $\overline{ADSC}$  is asserted LOW, (3)  $\underline{ADSP}$  is deasserted HIGH, and (4) the write input signals (GW,  $\underline{BWE}$ , and  $\underline{BW}[A:B]$ ) indicate a write access.  $\underline{ADSC}$  is ignored if  $\underline{ADSP}$  is active LOW.

The addresses presented are loaded into the address register and the burst counter/control logic and delivered to the memory core. The information presented to DQ[A:D] will be written into the specified address location. Byte Writes are allowed. During Byte Writes, BWA controls DQA and BWB controls DQB. All I/Os are three-stated when a Write is detected, even a Byte Write. Since this is a common I/O device, the asynchronous  $\overline{\text{OE}}$  input signal must be deasserted and the I/Os must be three-stated prior to the presentation of data to DQs. As a safety precaution, the data lines are three-stated once a Write cycle is detected, regardless of the state of  $\overline{\text{OE}}$ .

#### **Burst Sequences**

The CY7C1324F provides an on-chip two-bit wraparound burst counter inside the SRAM. The burst counter is fed by  $A_{[1:0]}$ , and can follow either a linear or interleaved burst order. The burst order is determined by the state of the MODE input. A LOW on MODE will select a linear burst sequence. A HIGH on MODE will select an interleaved burst order. Leaving MODE unconnected will cause the device to default to an interleaved burst sequence.



## Sleep Mode

The ZZ input pin is an asynchronous input. Asserting ZZ places the SRAM in a power conservation "sleep" mode. Two clock cycles are required to enter into or exit from this "sleep" mode. While in this mode, data integrity is guaranteed. Accesses pending when entering the "sleep" mode are not considered valid nor is the completion of the operation guaranteed. The device must be deselected prior to entering the "sleep" mode. CEs,  $\overline{\text{ADSP}}$ , and  $\overline{\text{ADSC}}$  must remain inactive for the duration of  $t_{ZZREC}$  after the ZZ input returns LOW.

# Interleaved Burst Address Table (MODE = Floating or $V_{DD}$ )

First Address A1, A0	Second Address A1, A0	Third Address A1, A0	Fourth Address A1, A0
00	01	10	11
01	00	11	10
10	11	00	01
11	10	01	00

## **Linear Burst Address Table (MODE = GND)**

First Address A <sub>1</sub> , A <sub>0</sub>	Second Address A <sub>1</sub> , A <sub>0</sub>	Third Address A <sub>1</sub> , A <sub>0</sub>	Fourth Address A <sub>1</sub> , A <sub>0</sub>
00	01	10	11
01	10	11	00
10	11	00	01
11	00	01	10

## **ZZ Mode Electrical Characteristics**

Parameter	Description	Test Conditions	Min.	Max.	Unit
I <sub>DDZZ</sub>	Snooze mode standby current	$ZZ \ge V_{DD} - 0.2V$		40	mA
t <sub>ZZS</sub>	Device operation to ZZ	$ZZ \ge V_{DD} - 0.2V$		2t <sub>CYC</sub>	ns
t <sub>ZZREC</sub>	ZZ recovery time	ZZ <u>&lt;</u> 0.2V	2t <sub>CYC</sub>		ns
$t_{ZZI}$	ZZ Active to snooze current	This parameter is sampled		2t <sub>CYC</sub>	ns
$t_{RZZI}$	ZZ Inactive to exit snooze current	This parameter is sampled	0		ns

## **Truth Table**<sup>[2, 3, 4, 5]</sup>

Cycle Description	ADDRESS Used	CE <sub>1</sub>	CE <sub>3</sub>	CE <sub>2</sub>	ZZ	ADSP	ADSC	ADV	WE	OE	CLK	DQ
Deselected Cycle, Power-down	None	Н	Х	Х	L	Х	L	Х	Х	Х	L-H	Three-State
Deselected Cycle, Power-down	None	L	Х	L	L	L	Х	Х	Х	Х	L-H	Three-State
Deselected Cycle, Power-down	None	L	Н	Х	L	L	Х	Х	Х	Х	L-H	Three-State
Deselected Cycle, Power-down	None	L	Х	L	L	Н	L	Х	Х	Х	L-H	Three-State
Deselected Cycle, Power-down	None	Х	Х	Х	L	Н	L	Х	Х	Х	L-H	Three-State
Snooze Mode, Power-down	None	Х	Х	Х	Н	Х	Х	Х	Х	Х	Х	Three-State
Read Cycle, Begin Burst	External	L	L	Н	L	L	Х	Х	Х	L	L-H	Q
Read Cycle, Begin Burst	External	L	L	Н	L	L	Х	Х	Х	Н	L-H	Three-State
Write Cycle, Begin Burst	External	L	L	Н	L	Н	L	Х	L	Χ	L-H	D

- 2. X = "Don't Care." H = Logic HIGH, L =Logic LOW.
- 3. WRITE = L when any one or more Byte Write Enable signals (BW<sub>A</sub>, BW<sub>B</sub>) and BWE = L or GW= L. WRITE = H when all Byte Write Enable signals (BW<sub>A</sub>, BW<sub>B</sub>), BWE, GW = H.The DQ pins are controlled by the current cycle and the QE signal. OE is asynchronous and is not sampled with the clock.
- 4. The SRAM always initiates a Read cycle when ADSP is asserted, regardless of the state of GW, BWE, or BW<sub>[A:B]</sub>. Writes may occur only on subsequent clocks after the ADSP or with the assertion of ADSC. As a result, OE must be driven HIGH prior to the start of the Write cycle to allow the outputs to three-state. OE is a don't care for the remainder of the Write cycle
- 5. QE is asynchronous and is not sampled with the clock rise. It is masked internally during Write cycles. During a read cycle all data bits are Three-State when OE is inactive or when the device is deselected, and all data bits behave as output when OE is active (LOW)



## **Truth Table**<sup>[2, 3, 4, 5]</sup>

Cycle Description	ADDRESS Used	CE <sub>1</sub>	CE <sub>3</sub>	CE <sub>2</sub>	ZZ	ADSP	ADSC	ADV	WE	OE	CLK	DQ
Read Cycle, Begin Burst	External	L	L	Н	L	Н	L	Х	Н	L	L-H	Q
Read Cycle, Begin Burst	External	L	L	Н	L	Н	L	Х	Н	Н	L-H	Three-State
Read Cycle, Continue Burst	Next	Х	Х	Х	L	Н	Н	L	Н	L	L-H	Q
Read Cycle, Continue Burst	Next	Х	Х	Х	L	Н	Н	L	Н	Н	L-H	Three-State
Read Cycle, Continue Burst	Next	Н	Х	Х	L	Х	Н	L	Н	L	L-H	Q
Read Cycle, Continue Burst	Next	Н	Х	Х	L	Х	Н	L	Н	Н	L-H	Three-State
Write Cycle, Continue Burst	Next	Х	Х	Х	L	Н	Н	L	L	Х	L-H	D
Write Cycle, Continue Burst	Next	Н	Х	Х	L	Х	Н	L	L	Х	L-H	D
Read Cycle, Suspend Burst	Current	Х	Х	Х	L	Н	Н	Н	Н	L	L-H	Q
Read Cycle, Suspend Burst	Current	Х	Х	Х	L	Н	Н	Н	Н	Н	L-H	Three-State
Read Cycle, Suspend Burst	Current	Н	Х	Х	L	Х	Н	Н	Н	L	L-H	Q
Read Cycle, Suspend Burst	Current	Н	Х	Х	L	Х	Н	Н	Н	Н	L-H	Three-State
Write Cycle, Suspend Burst	Current	Х	Х	Х	L	Н	Н	Н	L	Х	L-H	D
Write Cycle, Suspend Burst	Current	Н	Х	Х	L	Х	Н	Н	L	Х	L-H	D

## **Truth Table for Read/Write**<sup>[2, 3]</sup>

Function	GW	BWE	$\overline{BW}_B$	$\overline{BW}_{A}$
Read	Н	Н	X	X
Read	Н	L	Н	Н
Write Byte (A, DQP <sub>A</sub> )	Н	L	Н	L
Write Byte (B, DQP <sub>B</sub> )	Н	L	L	Н
Write All Bytes	Н	L	L	L
Write All Bytes	L	Х	Х	Х



## **Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature ......-65°C to +150°C Ambient Temperature with Power Applied ......55°C to +125°C Supply Voltage on  $V_{DD}$  Relative to GND...... -0.5V to +4.6VDC Voltage Applied to Outputs DC Input Voltage.....-0.5V to V<sub>DD</sub> + 0.5V

Current into Outputs (LOW)	20 mA
Static Discharge Voltage(per MIL-STD-883, Method 3015)	. >2001V
Latch-up Current	>200 mA

## **Operating Range**

Range	Ambient Temperature <sup>]</sup>	V <sub>DD</sub>	V <sub>DDQ</sub>
Commercial	0°C to +70°C	3.3V	3.3V -5%
Industrial	–40°C to +85°C	_5%/ <b>+</b> 10%	to V <sub>DD</sub>

## Electrical Characteristics Over the Operating Range [6, 7]

		CY				
Parameter	Description	Test Condit	Min.	Max.	Unit	
$V_{DD}$	Power Supply Voltage		3.135	3.6	V	
$V_{DDQ}$	I/O Supply Voltage			3.135	3.6	V
V <sub>OH</sub>	Output HIGH Voltage	$V_{DDQ}$ = 3.3V, $V_{DD}$ = Min., $I_{OH}$ =	2.4		V	
V <sub>OL</sub>	Output LOW Voltage	$V_{\rm DDQ}$ = 3.3V, $V_{\rm DD}$ = Min., $I_{\rm OL}$ =	8.0 mA		0.4	V
V <sub>IH</sub>	Input HIGH Voltage	$V_{DDQ} = 3.3V$		2.0	V <sub>DD</sub> + 0.3V	V
V <sub>IL</sub>	Input LOW Voltage <sup>[6]</sup>	$V_{DDQ} = 3.3V$		-0.3	0.8	V
I <sub>X</sub>	Input Load Current (except ZZ and MODE)	$GND \leq V_I \leq V_{DDQ}$	$GND \le V_I \le V_{DDQ}$			
	Input Current of MODE	Input = V <sub>SS</sub>		-30		μА
		Input = V <sub>DD</sub>		5	μА	
Input Current of ZZ		Input = V <sub>SS</sub>	-5		μА	
		Input = V <sub>DD</sub>			30	μА
I <sub>OZ</sub>	Output Leakage Current	$GND \le V_1 \le V_{DD}$ , Output Disabled	$GND \le V_1 \le V_{DD}$ , Output Disabled			
I <sub>OS</sub>	Output Short Circuit Current	V <sub>DD</sub> = Max., V <sub>OUT</sub> = GND			-300	mA
I <sub>DD</sub>	V <sub>DD</sub> Operating Supply Current	$V_{DD} = Max.$ , $I_{OUT} = 0 \text{ mA}$ ,	7.5-ns cycle, 133 MHz		225	mA
		$f = f_{MAX} = 1/t_{CYC}$	8.0-ns cycle, 117 MHz		220	mA
I <sub>SB1</sub>	Automatic CE Power-Down	Max. V <sub>DD</sub> , Device Deselected,	7.5-ns cycle, 133 MHz		90	mA
	Current—TTL Inputs	$V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$ , $f = f_{MAX}$ , inputs switching	8.0-ns cycle, 117 MHz		85	mA
I <sub>SB2</sub>	Automatic CE Power-Down Current—CMOS Inputs	$\begin{array}{l} \text{Max. V}_{DD}, \text{ Device Deselected,} \\ \text{V}_{IN} \geq \text{V}_{DD} - 0.3 \text{V or V}_{IN} \leq 0.3 \text{V,} \\ \text{f = 0, inputs static} \end{array}$	All speeds		40	mA
I <sub>SB3</sub>	Automatic CE Power-Down	Max. V <sub>DD</sub> , Device Deselected,	7.5-ns cycle, 133 MHz		75	mA
Current—CMOS Inputs   V <sub>I</sub>   f =		$V_{IN} \ge V_{DDQ} - 0.3V$ or $V_{IN} \le 0.3V$ , $f = f_{MAX}$ , inputs switching	8.0-ns cycle, 117 MHz		70	mA
I <sub>SB4</sub>	Automatic CE Power-Down Current—TTL Inputs	$\begin{aligned} &\text{Max. V}_{DD}, \text{ Device Deselected,} \\ &\text{V}_{IN} \geq \text{V}_{DD} - 0.3 \text{V or V}_{IN} \leq 0.3 \text{V,} \\ &\text{f = 0, inputs static} \end{aligned}$	All speeds		45	mA

<sup>6.</sup> Overshoot:  $V_{IH}(AC) < V_{DD} + 1.5V$  (Pulse width less than  $t_{CYC}/2$ ), undershoot:  $V_{IL}(AC) > -2V$  (Pulse width less than  $t_{CYC}/2$ ).

7.  $T_{Power-up}$ : Assumes a linear ramp from 0v to  $V_{DD}(min.)$  within 200 ms. During this time  $V_{IH} \le V_{DD}$  and  $V_{DDQ} \le V_{DD}$ .




### Thermal Resistance<sup>[8]</sup>

Parameter	Description	Test Conditions	TQFP Package	Unit
$\Theta_{JA}$	,	Test conditions follow standard test methods and procedures for measuring thermal	41.83	°C/W
Θ <sub>JC</sub>	Thermal Resistance (Junction to Case)	impedance, per EIA/JESD51	9.99	°C/W

## Capacitance<sup>[8]</sup>

Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C$ , f = 1 MHz, $V_{DD} = 3.3V$ . $V_{DDQ} = 3.3V$	5	pF
C <sub>CLK</sub>	Clock Input Capacitance		5	pF
C <sub>I/O</sub>	Input/Output Capacitance		5	pF

### **AC Test Loads and Waveforms**



## Switching Characteristics Over the Operating Range [9, 10]

Parameter		133 MHz		117 MHz		
	Description	Min.	Max.	Min.	Max.	Unit
t <sub>POWER</sub>	V <sub>DD</sub> (Typical) to the First Access <sup>[11]</sup>	1		1		ms
Clock		•	•		•	l
t <sub>CYC</sub>	Clock Cycle Time	7.5		8.5		ns
t <sub>CH</sub>	Clock HIGH	2.5		3.0		ns
t <sub>CL</sub>	Clock LOW	2.5		3.0		ns
Output Times	s		•		•	•
t <sub>CDV</sub>	Data Output Valid after CLK Rise		6.5		7.5	ns
t <sub>DOH</sub>	Data Output Hold after CLK Rise	2.0		2.0		ns
t <sub>CLZ</sub>	Clock to Low-Z <sup>[12, 13, 14]</sup>	0		0		ns
t <sub>CHZ</sub>	Clock to High-Z <sup>[12, 13, 14]</sup>		3.5		3.5	ns
t <sub>OEV</sub>	OE LOW to Output Valid		3.5		3.5	ns
t <sub>OELZ</sub>	OE LOW to Output Low-Z <sup>[12, 13, 14]</sup>	0		0		ns
t <sub>OEHZ</sub>	OE HIGH to Output High-Z <sup>[12, 13, 14]</sup>		3.5		3.5	ns

- 8. Tested initially and after any design or process change that may affect these parameters.
- 9. Timing reference level is 1.5V when  $V_{DDQ}$  = 3.3V.
- 10. Test conditions shown in (a) of AC Test Loads unless otherwise noted.

<sup>11.</sup> This part has a voltage regulator internally; t<sub>POWER</sub> is the time that the power needs to be supplied above V<sub>DD</sub>(minimum) initially before a Read or Write operation can be initiated.

 <sup>12.</sup> t<sub>CHZ</sub>, t<sub>CLZ</sub>, t<sub>DELZ</sub>, and t<sub>DEHZ</sub> are specified with AC test conditions shown in part (b) of AC Test Loads. Transition is measured ± 200 mV from steady-state voltage.
 13. At any given voltage and temperature, t<sub>DEHZ</sub> is less than t<sub>CLZ</sub> and t<sub>CHZ</sub> is less than t<sub>CLZ</sub> to eliminate bus contention between SRAMs when sharing the same data bus. These specifications do not imply a bus contention condition, but reflect parameters guaranteed over worst case user conditions. Device is designed to achieve High-Z prior to Low-Z under the same system conditions.

<sup>14.</sup> This parameter is sampled and not 100% tested.




## Switching Characteristics Over the Operating Range $^{[9, 10]}$

		133 MHz		117 MHz		
Parameter	Description	Min.	Max.	Min.	Max.	Unit
Set-up Times	5			l	l .	I
t <sub>AS</sub>	Address Set-up before CLK Rise	1.5		2.0		ns
t <sub>ADS</sub>	ADSP, ADSC Set-up before CLK Rise	1.5		2.0		ns
t <sub>ADVS</sub>	ADV Set-up before CLK Rise	1.5		2.0		ns
t <sub>WES</sub>	GW, BWE, BW <sub>[A:B]</sub> Set-up before CLK Rise	1.5		2.0		ns
t <sub>DS</sub>	Data Input Set-up before CLK Rise	1.5	1.5		2.0	
t <sub>CES</sub>	Chip Enable Set-up	1.5	1.5			ns
Hold Times		•	•		I.	l
t <sub>AH</sub>	Address Hold after CLK Rise	0.5		0.5		ns
t <sub>ADH</sub>	ADSP, ADSC Hold after CLK Rise	0.5		0.5		ns
t <sub>WEH</sub>	GW,BWE, BW <sub>[A:B]</sub> Hold after CLK Rise			0.5		ns
t <sub>ADVH</sub>	ADV Hold after CLK Rise	0.5		0.5		ns
t <sub>DH</sub>	Data Input Hold after CLK Rise	0.5		0.5		ns
t <sub>CEH</sub>	Chip Enable Hold after CLK Rise	0.5		0.5		ns



# **Timing Diagrams**Read Cycle Timing<sup>[15]</sup>




#### Noto:

15. On this diagram, when  $\overline{CE}$  is LOW,  $\overline{CE}_1$  is LOW,  $\overline{CE}_2$  is HIGH and  $\overline{CE}_3$  is LOW. When  $\overline{CE}$  is HIGH,  $\overline{CE}_1$  is HIGH or  $\overline{CE}_2$  is LOW or  $\overline{CE}_3$  is HIGH.



# **Timing Diagrams** (continued) Write Cycle Timing<sup>[15, 16]</sup>




#### Note:

16. Full width Write can be initiated by either  $\overline{\text{GW}}$  LOW; or by  $\overline{\text{GW}}$  HIGH,  $\overline{\text{BWE}}$  LOW and  $\overline{\text{BW}}_{[A:B]}$  LOW...



## Timing Diagrams (continued) Read/Write Timing<sup>[15, 17, 18]</sup>




### Notes:

17. The data bus (Q) remains in High-Z following a Write cycle unless an ADSP, ADSC, or ADV cycle is performed. 18. GW is HIGH.



## Timing Diagrams (continued)

ZZ Mode Timing<sup>[19, 20]</sup>



## **Ordering Information**


Speed (MHz)	Ordering Code	Package Name	Package Type	Operating Range
133	CY7C1324F-133AC	A101	100-Lead Thin Quad Flat Pack	Commercial
117	CY7C1324F-117AC	A101	100-Lead Thin Quad Flat Pack	
	CY7C1324F-117AI	A101	100-Lead Thin Quad Flat Pack	Industrial

<sup>19.</sup> Device must be deselected when entering ZZ mode. See Cycle Descriptions table for all possible signal conditions to deselect the device. 20. DQs are in High-Z when exiting ZZ sleep mode.



## **Package Diagram**

#### 100-Pin Thin Plastic Quad Flatpack (14 x 20 x 1.4 mm) A101



Intel and Pentium are registered trademarks and i486 is a trademark of Intel Corporation. All product and company names mentioned in this document may be the trademarks of their respective holders.



## **Document History Page**

Document Title: CY7C1324F 2-Mb (128K x 18) Flow-Through Sync SRAM Document Number: 38-05431							
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change			
**	200780	See ECN	NJY	New Data Sheet			