



# 512Kx32 Static RAM CMOS, High Speed Module

## FEATURES

- 512Kx32 bit CMOS Static RAM
- Random Access Memory
  - Access Times: 15, 20, and 25ns
  - Individual Byte Selects
  - Fully Static, No Clocks
  - TTL Compatible I/O
- High Density Package
  - 72 Pin ZIP, No. 173
  - 72 lead SIMM, No. 174 (Gold Option)
  - Common Data Inputs and Outputs
- Single +3.3V (±10%) Supply Operation

## DESCRIPTION

The EDI8F32512V is a high speed 16 Mb Static RAM module organized as 512K words by 32 bits. This module is constructed from four 512Kx8 Static RAMs in SOJ packages on an epoxy laminate (FR4) board.

Four chip enables (E0#-E3#) are used to independently enable the four bytes. Reading or writing can be executed on individual bytes or any combination of multiple bytes through proper use of selects.


The EDI8F32512V is offered in 72 pin ZIP and 72 lead SIMM packages, which enable 16 Mb of memory to be placed in less than 1.3 square inches of board space.

All inputs and outputs are TTL compatible and operate from a single 3.3V supply. Fully asynchronous circuitry requires no clocks or refreshing for operation and provides equal access and cycle times for ease of use.

Pins PD0- PD3, are used to identify module memory density in applications where alternate modules can be interchanged.

\* This product is subject to change without notice.

**FIG. 1**  
**Pin Configurations and Block Diagram**




PD0, PD1, PD3= OPEN  
PD2= V<sub>SS</sub>

8G32512V Pin Config.

**Pin Names**

A0-A18	Address Inputs
E0#-E3#	Chip Enables
W#	Write Enable
G#	Output Enable
DQ0-DQ31	Common Data Input/Output
V <sub>CC</sub>	Power (+3.3V±10%)
V <sub>SS</sub>	Ground
NC	No Connection



8G32512V Blk Dia.



**ABSOLUTE MAXIMUM RATINGS\***

Voltage on any pin relative to V <sub>SS</sub>	-0.5V to 4.6V
Operating Temperature TA (Ambient)	
Commercial	0°C to +70°C
Storage Temperature, Plastic	-55°C to +125°C
Power Dissipation	2.5 Watts
Output Current	20 mA

\*Stress greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions greater than those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**RECOMMENDED DC OPERATING CONDITIONS**

Parameter	Sym	Min	Typ	Max	Units
Supply Voltage	V <sub>CC</sub>	3.0	3.3	3.6	V
Supply Voltage	V <sub>SS</sub>	0	0	0	V
Input High Voltage	V <sub>IH</sub>	2.2	--	V <sub>CC</sub> +0.3	V
Input Low Voltage	V <sub>IL</sub>	-0.3	--	0.8	V

**AC TEST CONDITIONS**

Input Pulse Levels	V <sub>SS</sub> to 3.0V
Input Rise and Fall Times	5ns
Input and Output Timing Levels	1.5V
Output Load	1TTL, CL = 30pF

(Note: For t<sub>EH02</sub>, t<sub>GH02</sub> and t<sub>WL02</sub>, CL = 5pF)

**DC ELECTRICAL CHARACTERISTICS**

Parameter	Sym	Conditions	Min	Typ*	Max	Units
Operating Power Supply Current	I <sub>CC1</sub>	W#, E# = V <sub>IL</sub> , I/O = 0mA, Min Cycle			800	mA
Standby (TTL) Power Supply Current	I <sub>CC2</sub>	E# ≥ V <sub>IH</sub> , V <sub>IN</sub> ≥ V <sub>IL</sub> or V <sub>IN</sub> ≥ V <sub>IH</sub>			240	mA
Full Standby Power Supply Current CMOS	I <sub>CC3</sub>	E# ≥ V <sub>CC</sub> -0.2V V <sub>IN</sub> ≥ V <sub>CC</sub> =0.2V or V <sub>IN</sub> ≥ 0.2V			40	mA
Input Leakage Current	I <sub>LI</sub>	V <sub>IN</sub> = 0V to V <sub>CC</sub>	--	--	±20	µA
Output Leakage Current	I <sub>LO</sub>	V I/O = 0V TO V <sub>CC</sub>	--	--	±20	µA
Output High Voltage	V <sub>OH</sub>	I <sub>OH</sub> = -4.0mA	2.4	--	--	V
Output Low Voltage	V <sub>OL</sub>	I <sub>OL</sub> = 8.0mA	--	--	0.4	V

\*Typical: TA = 25°C, V<sub>CC</sub> = 5.0V

**CAPACITANCE**

(f=1.0MHz, V<sub>IN</sub>=V<sub>CC</sub> or V<sub>SS</sub>)

Parameter	Sym	Max	Unit
Address Lines	CI	45	pF
Data Lines	CD/Q	20	pF
Chip Enable Line	CC	20	pF
Write Line	CN	45	pF

These parameters are sampled, not 100% tested.

**TRUTH TABLE**

E#	W#	G#	Mode	Output	Power
H	X	X	Standby	HIGH Z	I <sub>CC2</sub> /I <sub>CC3</sub>
L	H	L	Read	D <sub>OUT</sub>	I <sub>CC1</sub>
L	L	X	Write	D <sub>IN</sub>	I <sub>CC1</sub>
L	H	H	Output Deselect	HIGH Z	I <sub>CC1</sub>




**AC CHARACTERISTICS READ CYCLE**


Parameter	Symbol		15ns		20ns		25ns		Units
	JEDEC	Alt.	Min	Max	Min	Max	Min	Max	
Read Cycle Time	$t_{AVAV}$	$t_{RC}$	15		20		25		ns
Address Access Time	$t_{AVQV}$	$t_{AA}$		15		20		25	ns
Chip Enable Access	$t_{ELOV}$	$t_{ACS}$		15		20		25	ns
Chip Enable to Output in Low Z (1)	$t_{ELOX}$	$t_{CLZ}$	3		3		3		ns
Chip Disable to Output in High Z (1)	$t_{EHQZ}$	$t_{CHZ}$		7		10		12	ns
Output Hold from Address Change	$t_{AVQX}$	$t_{OH}$	3		3		3		ns
Output Enable to Output Valid	$t_{GLOV}$	$t_{OE}$		7		8		10	ns
Output Enable to Output in Low Z (1)	$t_{GLOX}$	$t_{OLZ}$	0		0		0		ns
Output Disable to Output in High (1)	$t_{GHQZ}$	$t_{OHZ}$		7		8		10	ns

Notes: 1. Parameter guaranteed, but not tested.

**FIG. 2**  
**READ CYCLE 1 - W# HIGH, G#, E# LOW**



**FIG. 3**  
**READ CYCLE 2 - W# HIGH**






**AC CHARACTERISTICS WRITE CYCLE**

Parameter	Symbol		15ns		20ns		25ns		Units
	JEDEC	Alt.	Min	Max	Min	Max	Min	Max	
Write Cycle Time	$t_{AVAV}$	$t_{WC}$	15		20		25		ns
Chip Enable to End of Write	$t_{ELWH}$	$t_{CW}$	10		15		20		ns
	$t_{WLEH}$	$t_{CW}$	10		15		20		ns
Address Setup Time	$t_{AVWL}$	$t_{AS}$	0		0		0		ns
	$t_{AVEL}$	$t_{AS}$	0		0		0		ns
Address Valid to End of Write	$t_{AVWH}$	$t_{AW}$	10		15		15		ns
	$t_{AHEH}$	$t_{AW}$	10		15		15		ns
Write Pulse Width	$t_{WLWH}$	$t_{WP}$	10		15		15		ns
	$t_{LEH}$	$t_{WP}$	10		15		15		ns
Write Recovery Time	$t_{WHAX}$	$t_{WR}$	0		0		0		ns
	$t_{EHAX}$	$t_{WR}$	0		0		0		ns
Data Hold Time	$t_{WHDX}$	$t_{DH}$	0		0		0		ns
	$t_{EHDX}$	$t_{DH}$	0		0		0		ns
Write to Output in High Z (1)	$t_{WLQZ}$	$t_{WHZ}$	0	6	0	8	0	12	ns
Data to Write Time	$t_{DVWH}$	$t_{DW}$	7		9		10		ns
	$t_{DVEH}$	$t_{DW}$	7		9		10		ns
Output Active from End of Write (1)	$t_{WHQX}$	$t_{WLZ}$	3		3		3		ns

Notes: 1. Parameter guaranteed, but not tested.

**FIG. 4**  
**WRITE CYCLE 1 - W# CONTROLLED**




8F32512V Write Cyc1



**FIG. 5**

**WRITE CYCLE 2 - E# CONTROLLED**



8F32512V Write Cyc2



ORDERING INFORMATION


Part Number	Speed (ns)	Package No.
EDI8F32512V15MMC	15	174
EDI8F32512V20MMC	20	174
EDI8F32512V25MMC	25	174

Part Number	Speed (ns)	Package No.
EDI8F32512V15MZC	15	173
EDI8F32512V20MZC	20	173
EDI8F32512V25MZC	25	173

Note: To order gold SIMM option, change from "EDI8F" to "EDI8G".

PACKAGE DESCRIPTION

PACKAGE NO. 173: 72 PIN ZIP



PACKAGE NO. 174: 72 LEAD SIMM

