General Description

The MAX3982 is a single-channel, copper-cable preemphasis driver that operates from 1Gbps to 4.25Gbps. It provides compensation for copper links, such as 4.25Gbps Fibre Channel, allowing spans of up to 15m with 24AWG. The cable driver provides four selectable preemphasis levels. The input compensates for up to 10in of FR4 circuit board material at 4.25Gbps.

The MAX3982 also features SFP-compliant loss-of-signal detection with selectable sensitivity and TX_DISABLE. Selectable output swing reduces EMI and power consumption. It is packaged in a 3mm x 3mm, 16-pin thin QFN and operates from 0°C to +85°C temperature range.

Applications

SFP Active Copper-Cable Assemblies

Backplanes

1.0625Gbps, 2.125Gbps, and 4.25Gbps Fibre Channel

1.25Gbps Ethernet

2.488Gbps STM16

InfiniBand

PCI Express

_Features

- Drives Up to 15m with 24AWG Cable
- Drives Up to 30in of FR4
- ♦ 0.25W Total Power with +3.3V Supply
- Selectable 1600mV_{P-P} or 1200mV_{P-P} Differential Output Swing


- ♦ Selectable Output Preemphasis
- Fixed Input Equalization
- Loss-of-Signal Detection with Selectable Sensitivity
- Transmit Disable

Ordering Information

PART	TEMP	PIN-	PKG
	RANGE	PACKAGE	CODE
MAX3982UTE	0°C to +85°C	16 Thin QFN	T1633-4

Pin Configuration appears at end of data sheet.

Typical Application Circuit



Maxim Integrated Products 1

For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V _{CC}	0.5V to +6.0V
Continuous CML Output Current	
at OUT+, OUT	25mA to +25mA
Voltage at IN+, IN-, LOSLEV, LOS,	
TX_DISABLE, PE0, PE1, OUTLEV	0.5V to (V _{CC} + 0.5V)

LOS Open Collector Supply Voltage with \geq 4.7k Ω Pullup Resistor.....0.5V to +5.5V Continuous Power Dissipation at +85°C (derate 20.8mW/°C above +85°C).....1.35W Operating Junction Temperature Range (T_J)....-55C° to +150°C Storage Ambient Temperature Range (T_S)......-55C° to +150°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V_{CC} = +3.0V \text{ to } +3.6V, T_A = 0^{\circ}C \text{ to } +85^{\circ}C.$ Typical values are at $T_A = +25^{\circ}C$ and $V_{CC} = +3.3V$, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
Supply Current		TX_DISABLE=low		75	97	mA
Inrush Current		Current beyond steady-state current			10	mA
Power-On-Reset Delay	t POR		1		40	ms
OPERATING CONDITIONS						
Supply Voltage	VCC		3.0	3.3	3.6	V
Supply-Noise Tolerance		1MHz ≤ f < 2GHz		40		mV _{P-P}
Operating Ambient Temperature	TA		0	25	85	°C
Bit Rate		NRZ data (Note 1)	1.0		4.25	Gbps
CID		Consecutive identical digits (bits) (Note 1)			10	Bits
CONTROL INPUTS: TX_DISABLE	E, PE0, PE1,	OUTLEV, LOSLEV				
Voltage, Logic High	VIH		2.0			V
Voltage, Logic Low	VIL				0.8	V
Current, Logic High	Чн	$V_{\rm IH} = V_{\rm CC} + 0.5 V$			-150	μA
Current, Logic Low	١ _{IL}	$V_{IL} = 0.8V$			350	μA
STATUS OUTPUT: LOS						
		LOS asserted	0		25	μA
LOS Open Collector Current Sink		LOS unasserted, $V_{OL} \le 0.4V$ with 4.7k Ω pullup resistor, pullup supply = 5.5V	1.0			mA
		$V_{CC} = 0V$, pullup supply = 5.5V, external pullup resistor $\ge 4.7 k\Omega$	0		25	μA
		LOSLEV = high (Note 1)	100			mV _{P-P}
LOS Assert Level		LOSLEV = low (Note 1)	50			mV _{P-P}
		LOSLEV = high (Note 1)			300	mV _{P-P}
LOS Deassert Level		LOSLEV = low (Note 1)			120	mV _{P-P}
		LOSLEV = high (Note 1)	20			mV _{P-P}
LOS Hysteresis		LOSLEV = low (Note 1)		4		mV _{P-P}
LOS Response Time		Time from IN dropping below assert level, or rising above deassert level to 50% point of LOS			10	μs
LOS Transition Time		Rise-time or fall-time (10% to 90%), external pullup resistor = $4.7 k\Omega$		250		ns

ELECTRICAL CHARACTERISTICS (continued)

(V_{CC} = +3.0V to +3.6V, $T_A = 0^{\circ}C$ to +85°C. Typical values are at $T_A = +25^{\circ}C$ and $V_{CC} = +3.3V$, unless otherwise noted.)

PARAMETER	SYMBOL		CONDI	TIONS			MIN	ТҮР	МАХ	UNITS
EQUALIZER AND CABLE DRIVE	R SPECIFICA	TIONS								•
Input Swing		Measured diffe 2 (Note 1)	rentially	at point ,	A of Fig	gure	600		2000	mV _{P-P}
Input Resistance		Measured diffe	rentially				85	100	115	Ω
Input Return Loss		100MHz to 2GH	Hz (Note	e 1)			10			dB
		Measured		TX_DISA OUTLE\			1450		1800	
Differential Output Swing		differentially at B of Figure 2 (Notes 1, 2)	point	TX_DISA OUTLE\			1000		1350	mV _{P-P}
		(TX_DISA	ABLE =	high :		40		
Common-Mode Output		(OUT+) + (OU Figure 2; TX_I high (Notes 1, 2			60	mV _{P-P}				
Output Resistance		OUT+ or OUT-	to V _{CC} ,	single er	nded		42	50	58	Ω
Output Return Loss		100MHz to 2GH	Hz (Note	e 1)			10			dB
Output Transition Time	t _r , t _f	20% to 80% (N	otes 1, 3	3)				50	80	ps
Random Jitter		(Notes 1, 3)							1.6	psrms
					PE1	PE0				
					0	0		2		
Output Preemphasis		See Figure 1			0	1		4		dB
					1	0		8		
			-		1	1		14		
		Source to IN	OUT	to Load	PE1	PE0				
Residual Output Deterministic			1m, 2	24AWG	0	0				
Jitter at 1.0625Gbps to		6 mil		24AWG	0	1		0.10	0.15	UIP-P
2.125Gbps (Notes 1, 4, 5)		FR4 ≤ 10in	10m,	24AWG	1	0				
			15m,	24AWG	1	1				
		Source to IN	OUT	to Load	PE1	PE0				
Residual Output Deterministic			1m, 2	24AWG	0	0				
Jitter at 4.25Gbps (Notes 1, 4, 5)		6 mil	5m, 2	24AWG	0	1		0.15	0.20	UI _{P-P}
		FR4 ≤ 10in	10m,	24AWG	1	0				
			15m,	24AWG	1	1				

Note 1: Guaranteed by design and characterization.

Note 2: PE1 = PE0 = 1 for maximum preemphasis, load is $50\Omega \pm 1\%$ at each side, and the pattern is 0000011111 at 1Gbps.

Note 3: Measured at point B in Figure 2 using 0000011111 at 1Gbps. PE1 = PE0 = 0 for minimum preemphasis. For transition time, the 0% reference level is the steady-state level after four zeros, just before the transition. The 100% reference level is the maximum voltage of the transition.

Note 5: Cables are unequalized, Amphenol Spectra-Strip 24AWG. Residual deterministic jitter is the difference between the source jitter at point A, and load jitter at point D in Figure 2. The deterministic jitter at the output of the transmission line must be from media-induced loss and not from clock-source modulation.



Note 4: Tested with CJTPAT, as well as this pattern: 19 zeros, 1, 10 zeros, 1010101010 (D21.5 character), 1100000101 (K28.5+ character), 19 ones, 0, 10 ones, 0101010101 (D10.2 character), 0011111010 (K28.5 character).




Figure 1. Illustration of Tx Preemphasis in dB




Figure 2. Test Setup. The points labeled A, B, and D are referenced for AC parameter test conditions. Deterministic jitter and eye diagrams measured at point D.





Figure 3. End-to-End Test Setup Using the MAX3748 as a Receiver. Deterministic jitter and eye diagrams measured at point D.

Typical Operating Characteristics

(V_{CC} = +3.3V, T_A = +25°C, unless otherwise noted. PRBS7 + 100CID pattern is PRBS 2⁷, 100 zeros, 1010, PRBS 2⁷, 100 ones, 0101.)




MAX3982

Typical Operating Characteristics (continued)


(V_{CC} = +3.3V, T_A = +25°C, unless otherwise noted. PRBS7 + 100CID pattern is PRBS 2⁷, 100 zeros, 1010, PRBS 2⁷, 100 ones, 0101.)

END-TO-END EYE DIAGRAM, 20m 24AWG CABLE AT 4.25Gbps




4.25Gbps PRBS7 + 100CID PATTERN, 0in FR4 AT INPUT, USING MAX3748 AS RECEIVER, AS SHOWN IN FIGURE 3






2.125Gbps PRBS7 + 100CID PATTERN, 0in FR4 AT INPUT, USING MAX3748 AS RECEIVER. AS SHOWN IN FIGURE 3

END-TO-END EYE DIAGRAM, 20m 24AWG CABLE AT 1.0625Gbps




1.0625Gbps PRBS7 + 100CID PATTERN, 0in FR4 AT INPUT, USING MAX3748 AS RECEIVER. AS SHOWN IN FIGURE 3







VERTICAL EYE OPENING vs. CABLE LENGTH WITH OUTLEV = LOW



AS RECEIVER, AS SHO





INPUT RETURN LOSS vs. FREQUENCY





Typical Operating Characteristics (continued)

(V_{CC} = +3.3V, T_A = +25°C, unless otherwise noted. PRBS7 + 100CID pattern is PRBS 2⁷, 100 zeros, 1010, PRBS 2⁷, 100 ones, 0101.)











15m 24AWG CABLE ASSEMBLY

15m 24AWG CABLE ASSEMBLY OUTPUT WITHOUT MAX3982, 4.25Gbps PRBS7 + 100CID 982 toc14




15m 24AWG CABLE ASSEMBLY OUTPUT WITH MAX3982 PREEMPHASIS, 4.25Gbps PRBS7 + 100CID 40mV/div PREEMPHASIS, PE[1,0] = 11, OUTLEV = HIGH



OUTPUT RETURN LOSS

0

DIFFERENTIAL S22 (dB)








Typical Operating Characteristics (continued)


 $(V_{CC} = +3.3V, T_A = +25^{\circ}C, unless otherwise noted. PRBS7 + 100CID pattern is PRBS 2⁷, 100 zeros, 1010, PRBS 2⁷, 100 ones, 0101.)$


15m 24AWG CABLE ASSEMBLY 15m 24AWG CABLE ASSEMBLY OUTPUT WITHOUT MAX3982, OUTPUT WITH MAX3982 4.25Gbps PRBS31 PREEMPHASIS, 4.25Gbps PRBS31 MAX3982 toc1 40mV/div **30in FR4 OUTPUT** WITHOUT MAX3982, 4.25Gbps CJTPAT












Typical Operating Characteristics (continued)

 $(V_{CC} = +3.3V, T_A = +25^{\circ}C)$, unless otherwise noted. PRBS7 + 100CID pattern is PRBS 2⁷, 100 zeros, 1010, PRBS 2⁷, 100 ones, 0101.)

30in FR4 OUTPUT 30in FR4 OUTPUT WITHOUT MAX3982 WITH MAX3982 PREEMPHASIS, 4.25Gbps PRBS7 + 100CID 4.25Gbps PRBS7 + 100CID TRANSMITTER ENABLE $\mathsf{V}_{\mathsf{C}\mathsf{C}}$ 3.3V HIGH 100mV/div TX_DISABLE ĽOW OUT+ PREEMPHASIS, PE[1,0] = 10, OUTLEV = HIGH200ns/div **30in FR4 OUTPUT 30in FR4 OUTPUT** WITH MAX3982 PREEMPHASIS, WITHOUT MAX3982, TRANSMITTER DISABLE 4.25Gbps PRBS31 4.25Gbps PRBS31 Vcc 3.3V HIGH TX_DISABLE LOW 100mV/div OUT+ PREEMPHASIS, PE[1,0] = 10, OUTLEV = HIGH 200ns/div

PIN	NAME	FUNCTION
1	V _{CC1}	Power-Supply Connection for Input. Connect to +3.3V.
2	IN+	Positive Data Input, CML. This input is internally terminated with 50 Ω to V _{CC1} .
3	IN-	Negative Data Input, CML. This input is internally terminated with 50 Ω to V _{CC1} .
4, 8, 9	GND	Circuit Ground
5	OUTLEV	Output-Swing Control Input, LVTTL with 40k Ω Internal Pullup. Set to TTL high or open for maximum output swing, or set to TTL low for reduced swing.
6	PE1	Output Preemphasis Control Input, LVTTL with $10k\Omega$ Internal Pullup. This pin is the most significant bit of the 2-bit preemphasis control. Set high or open to assert this bit.
7	PE0	Output Preemphasis Control Input, LVTTL with $10k\Omega$ Internal Pullup. This pin is the least significant bit of the 2-bit preemphasis control. Set high or open to assert this bit.
10	OUT-	Negative Data Output, CML. This output is terminated with 50 Ω to V _{CC2} .
11	OUT+	Positive Data Output, CML. This output is terminated with 50 Ω to V _{CC2} .
12, 13	V _{CC2}	Power-Supply Connection for Output. Connect to +3.3V.
14	TX_DISABLE	Transmitter Disable Input, LVTTL with $10k\Omega$ Internal Pullup. When high or open, differential output is $40mV_{P-P}$. Set low for normal operation.
15	LOS	Loss-of-Signal Detect, TTL Output. This output is open-collector TTL, and therefore requires an external 4.7 k Ω to 10 k Ω pullup resistor (5.5V maximum). This output sinks current when the input signal level is valid.
16	LOSLEV	LOS Sensitivity Control Input, LVTTL with 40k Ω Internal Pullup. Set to TTL high or open for less sensitivity (higher assert threshold). Set to TTL low for more sensitivity (lower assert threshold).
EP	EXPOSED PAD	Exposed Pad. For optimal thermal conductivity, this pad must be soldered to the circuit board ground.

Pin Configuration






Figure 4. Functional Diagram

Detailed Description

The MAX3982 comprises a PC board receiver, a cable driver, and a loss-of-signal detector with adjustable threshold (Figure 4). Equalization is provided in the receiver. Selectable preemphasis and selectable output amplitude are included in the transmitter. The MAX3982 also includes transmit disable control for the output.

PC Board Receiver and Cable Driver

Data is fed into the MAX3982 through a CML input stage and fixed equalization stage. The fixed equalizer in the receiver corrects for up to 10in of PC board loss on FR4 material at 4.25Gbps.

The cable driver includes four-state preemphasis to compensate for up to 15m of 24AWG, 100Ω balanced cable. Table 1 is provided for easy translation between preemphasis expressions. The OUTLEV pin selects the output amplitude. When OUTLEV is low, the amplitude is $1200mV_{P-P}$. When OUTLEV is high, the amplitude is

1600mVP-P. Residual jitter of the MAX3982 is independent of up to 0.20UIP-P source jitter.

Loss-of-Signal (LOS) Output

Loss-of-signal detection is provided on the data input. Pullup resistors should be connected from LOS to a supply in the range of +3.0V to +5.5V. The LOS output is not valid until power-up is complete. Typical LOS response time is 100ns.

The LOS assert and deassert levels are set by the LOSLEV pin. When LOSLEV is LVTTL high or open, the LOS assert threshold is 180mVP-P. When LOSLEV is LVTTL low, the LOS assert threshold is 85mVP-P.

TX Disable

Transmit disable is provided to turn off the output when desired. The TX_DISABLE pin can be connected to LOS to automatically squelch the output when the incoming signal is below the threshold set by LOSLEV (see the *Autodetect* section).



MAX3982

10Gbase-CX4

0.21

0.37

0.6

0.8

VLOW_PP

V_{HIGH_PP}

IN dB

20 log V_{HIGH_PP}


 $V_{LOW_{PP}}$

2

4

8

14



5.01

Table 1. Preemphasis Translation

α

0.11

0.23

0.43

0.67

Applications Information

Autodetect

The MAX3982 can automatically detect an incoming signal and enable the data outputs. Autodetect can be accomplished by connecting the LOS pin to TX_DIS-ABLE. TX_DISABLE has a $10k\Omega$ internal pullup resistor. If a loss-of-signal is detected, the TX_DISABLE pin is forced high and disables the outputs. Leaving the inputs to the MAX3982 open (i.e., floating) is not recommended as noise amplification may occur and create undesirable output signals. Autodetect is recommended to eliminate noise amplification or possible oscillation. For periods much greater than 100ns without data transitions, autodetect disables the output.

Layout Considerations


VLOW PP VHIGH PP


Circuit board layout and design can significantly affect the performance of the MAX3982. Use good high-frequency design techniques, including minimizing ground inductance and using controlled-impedance transmission lines on the data signals. Power-supply decoupling should also be placed as close to the VCC pins as possible. This should be sufficient supply filtering. Always connect all V_{CC} pins to a power plane. Take care to isolate the input from the output signals to reduce feedthrough.

Exposed Pad Package

The exposed-pad, 16-pin QFN package incorporates features that provide a very low thermal resistance path for heat removal from the IC. The exposed pad on the MAX3982 must be soldered to the circuit board for proper thermal performance. For more information on exposed-pad packages, refer to Maxim Application Note HFAN-08.1: Thermal Considerations of QFN and Other Exposed-Paddle Packages.















V_{CC1}

 50Ω

 50Ω



IN+

IN-




Figure 7. LVTTL Equivalent Input Structure




Figure 8. Loss-of-Signal Equivalent Output Structure


Chip Information

MAX3982

TRANSISTOR COUNT: 2957 PROCESS: SiGe Bipolar

Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to **www.maxim-ic.com/packages**.)



M/IXI/M

Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)

REF.	MIN	12L 3x3	MAX.	MIN.	16L 3x3	MAX.	{			FXF	POSE				NS		
A	0.70	0.75	0.80	0.70	0.75	0.80	1	DKG		D2	OOLI		E2				DOWN
Ь	0.20	0.25	0.30	D.20	0.25	0.30	1	PKG. CODES	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	PIN ID	JEDEC	BONDS ALLOWED
Ť	2.90	3.00	3.10	2.90	3.00	3.10	1	T1233-1	0.95	1.10	1.25	0.95	1.10	1.25	0.35 x 45°	WEED-1	NO
E	2.90	3.00	3.10	2.90	3.00	3.10	1	T1233-3	0,95	1.1D	1.25	0.95	1.10	1.25	0.35 x 45°	WEED-1	YES
		0.50 BSC			0.50 BSC		1	T1633-1	0.95	1.10	1.25	0.95	1.10	1.25	0.35 x 45°	WEED-2	NO
L	0.45	0.55	0.65	0.30	0.40	0.50]	T1633-2	0.95	1.10	1.25	0.95	1.10	1.25	0.35 x 45°	WEED-2	YES
N		12			16]	T1633F-3	0.65	0.60	0.95	0.65	0.80	0.95	0.225 x 45°	WEED-2	N/A
ND		Э			4		1	T1633-4	0.95	1.1D	1.25	0.95	1.10	1.25	0.35 x 45°	WEED-2	NO
NE		3			4		ł	·				•				•	
A1	0	0.02	0.05	0	0.02	0.05	4										
AZ	-	0.20 REF	-		0.20 REF		4										
k	0.25	-	•	0.25	-	-]										
ALL D N IS 1 THE 1	IMENS THE TO TERMIN	IONS AR TAL NUN IAL #1 ID	E IN MI IBER O ENTIFIE	LLIMETI F TERM ER AND	ERS. ANG IINALS. TERMIN	GLES ARI		REES.									
DIME ALL D N IS 1 THE 1 JESD WITH MARK	DIMENS THE TO PERMIN 95-1 SI IN THE KED FE NSION	IONS AR TAL NUM IAL #1 ID PP-012. ZONE IN ATURE.	E IN MI MBER O DENTIFIE DETAIL IDICATE	LLIMETI F TERM ER AND S OF TE ED. THE	ERS. ANG IINALS. TERMIN ERMINAL TERMIN	GLES ARI AL NUMB #1 IDEN IAL #1 IDE	e in degr Bering Co Tifier Ar Entifier	REES.	, BUT M IER A M	iust Be Iold O	E LOCA R	TED	n				
DIMEI ALL D N IS 1 JESD WITH MARK DIMEI FROM	DIMENS THE TO TERMIN 95-1 SI IN THE (ED FE/ NSION 1 TERM ND NE I DPULAT	IONS AR TAL NUM IAL #1 ID PP-012. ZONE IN ATURE. b APPLIE INAL TIF REFER T TON IS P	E IN MI MBER O ENTIFIE DETAIL IDICATE ES TO M C TO THE OSSIBL	LLIMETI F TERM ER AND S OF TE ED. THE IETALLI. NUMBE E IN A S	ERS. ANG IINALS. TERMINAL TERMINAL TERMIN ZED TER R OF TEI SYMMETI	GLES ARI AL NUMB #1 IDEN IAL #1 IDE RMINAL AI RMINALS RICAL FA	E IN DEGF BERING CO TIFIER AR ENTIFIER ND IS ME/ ON EACH SHION.	REES. DNVENTION 3 E OPTIONAL MAY BE EITH ASURED BET	, BUT M IER A M WEEN (DE RES	IUST BE IOLD O 0.20 mn PECTIV	E LOCA R n AND (/ELY.	TED	n				
DIMEI ALL D N IS 1 JESD WITH MARK DIMEI FROM ND AI DEPC COPL	DIMENS THE TO TERMIN 95-1 SI IN THE CED FE/ NSION 1 TERM ND NE I DPULAT ANARIT	IONS AR TAL NUM IAL #1 ID PP-012. ZONE IN ATURE. b APPLIE INAL TIF REFER T ION IS P TY APPL	E IN MI MBER O ENTIFIE DETAIL IDICATE S TO M C TO THE OSSIBL IES TO	LLIMETI F TERM ER AND S OF TE ED. THE METALLI NUMBE .E IN A S THE EX	ERS. ANG IINALS. TERMINAL TERMINAL TERMIN ZED TER R OF TEI SYMMETI POSED H	GLES ARI AL NUMB #1 IDEN IAL #1 IDE RMINAL AI RMINALS RICAL FA	E IN DEGF BERING CO TIFIER AR ENTIFIER ND IS ME/ ON EACH SHION. K SLUG A	REES. DNVENTION & E OPTIONAL MAY BE EITH ASURED BET	, BUT M IER A M WEEN (DE RES	IUST BE IOLD O 0.20 mn PECTIV	E LOCA R n AND (/ELY.	TED					
DIMEI ALL D N IS 1 JESD WITH MARK DIMEI FROM ND AI DEPC COPL	DIMENS THE TO TERMIN 95-1 SI IN THE CED FE/ NSION 1 TERM ND NE I DPULAT ANARIT	IONS AR TAL NUM IAL #1 ID PP-012. ZONE IN ATURE. b APPLIE INAL TIF REFER T ION IS P TY APPL	E IN MI MBER O ENTIFIE DETAIL IDICATE S TO M C TO THE OSSIBL IES TO	LLIMETI F TERM ER AND S OF TE ED. THE METALLI NUMBE .E IN A S THE EX	ERS. ANG IINALS. TERMINAL TERMINAL TERMIN ZED TER R OF TEI SYMMETI POSED H	GLES ARI AL NUMB #1 IDEN IAL #1 IDE RMINAL AI RMINALS RICAL FA HEAT SIN	E IN DEGF BERING CO TIFIER AR ENTIFIER ND IS ME/ ON EACH SHION. K SLUG A	REES. DNVENTION 3 E OPTIONAL MAY BE EITH ASURED BET	, BUT M IER A M WEEN (DE RES	IUST BE IOLD O 0.20 mn PECTIV	E LOCA R n AND (/ELY.	TED		IETARY INF		И/	XL
DIMEI ALL D N IS 1 JESD WITH MARK DIMEI FROM ND AI DEPC COPL	DIMENS THE TO TERMIN 95-1 SI IN THE CED FE/ NSION 1 TERM ND NE I DPULAT ANARIT	IONS AR TAL NUM IAL #1 ID PP-012. ZONE IN ATURE. b APPLIE INAL TIF REFER T ION IS P TY APPL	E IN MI MBER O ENTIFIE DETAIL IDICATE S TO M C TO THE OSSIBL IES TO	LLIMETI F TERM ER AND S OF TE ED. THE METALLI NUMBE .E IN A S THE EX	ERS. ANG IINALS. TERMINAL TERMINAL TERMIN ZED TER R OF TEI SYMMETI POSED H	GLES ARI AL NUMB #1 IDEN IAL #1 IDE RMINAL AI RMINALS RICAL FA HEAT SIN	E IN DEGF BERING CO TIFIER AR ENTIFIER ND IS ME/ ON EACH SHION. K SLUG A	REES. DNVENTION 3 E OPTIONAL MAY BE EITH ASURED BET	, BUT M IER A M WEEN (DE RES	IUST BE IOLD O 0.20 mn PECTIV	E LOCA R n AND (/ELY.	TED		PACKA			1X

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 ___

© 2004 Maxim Integrated Products

Printed USA

MAXIM is a registered trademark of Maxim Integrated Products.

15