4M x 32 SDRAM / 2M x 8 SDRAM EXTERNAL MEMORY SOLUTION FOR AGERE'S TAPC640 ATM PORT CONTROLLER

FEATURES

- Clock speeds:
 - SDRAM: 100 MHz
- 100% tested to timing requirements of TAPC640's memory interface
- Packaging:
 - 153 pin BGA, 14mm x 22mm
- 3.3V Operating supply voltage
- Direct control interface to both the BRAM and PRAM ports on the TAPC640
- 62% space savings vs. monolithic solution
- Reduced system inductance and capacitance

DESCRIPTION

The WED9LAPC2B16P8BC is a 3.3V, $4M \times 32$ Synchronous DRAM and a $2M \times 8$ Synchronous DRAM array packaged in a $14mm \times 22mm$ 153 lead BGA.

The WED9LAPC2B16P8BC provides the memory required for the BRAM (Buffer Memory) and PRAM (Pointer Memory) memory ports for Agere's TAPC640 ATM port controller. When used in conjunction with the WED9LAPC2C16V4BC, which provides memory for the CRAM (Control Memory) and VCRAM (Virtual Control Memory) memory ports, the entire memory requirement of the LUCTAPC640 can be met using these 2 BGA devices.

The WED9LAPC2B16P8BC is 100% tested to the timing requirements of the TAPC640's memory interface timing for both Commercial and Industrial temperature ranges.

Ton Man

1	2	3	4	5	6	7	8	9				
А	Vcc	BDATA_A	Bdata_a	Vss	GCLK	Vss	BWEN	BCASN	BRASN			
В	BDATA_A	BDATA_A	Bdata_a	Vss	Vss	NC	Vcc	Vcc	BDQM			
С	BDATA_A	BDATA_A	Bdata_a	Vcc	NC	NC	Vss	BADDR9	BADDR11			
D	Vss	BDATA_A	Bdata_a	Vcc	Vcc	Vss	Vss	BADDR7	BADDR8			
Е	Bdata_a	BDATA_A	Bdata_a	Vcc	Vcc	Vss	Vss	BADDR5	BADDR6			
F	Bdata_a	BDATA_A	Bdata_a	Vss	Vcc	Vss	Vss	BADDR3	BADDR4			
G	Vcc	Bdata_b	Bdata_b	Vss	Vcc	Vss	Vcc	Vcc	Vcc			
н	Bdata_b	Bdata_b	Bdata_b	Vss	Vcc	NC	Vss	BADDR1	BADDR2			
J	Bdata_b	Bdata_b	Bdata_b	Vcc	NC	NC	Vss	BADDR10	BADDR0			
К	Vss	Bdata_b	Bdata_b	Vcc	NC	NC	Vss	BADDR12	BADDR13			
L	Bdata_b	Bdata_b	Bdata_b	Vcc	NC	NC	Vcc	Vcc	Vcc			
М	Bdata_b	Bdata_b	Bdata_b	Vss	NC	NC	Vss	PADDR8	PADDR9			
N	Vcc	Vcc	Vss	Vss	NC	NC	Vss	PADDR6	PADD7			
Р	Pdata	Pdata	Vss	Vss	NC	NC	Vss	PADDR4	PADDR5			
R	Pdata	Vcc	Vss	Vss	NC	NC	Vss	PADDR2	PADDR3			
т	Pdata	Vcc	Pdata	Vcc	Vcc	Vcc	PDQM	PADDR0	PADDR1			
U	Pdata	Pdata	Pdata	Vcc	PCASN	PRASN	PWEN	PBS	PADDR10			

FIGURE 1 – PIN CONFIGURATION

Diment DDAM and DDAM MCM

FIGURE 1 – PIN CONFIGURATION (continued) **Pin Description**

Pin Name	Description
BRAM Address	Address Pins For The SDRAM Memory That Serves As The Buffer Memory (BRAM)
BRAM Data	Data I/o Pins For The SDRAM Buffer Memory (BRAM)
BRAM Bank Select	Bank Address Pin For The SDRAM Buffer Memory (BRAM)
BRAM DQM	DQM (Data Mask) Pin For The SDRAM Buffer Memory (BRAM)
BRAM Row Address Strobe	RAS Pin For The SDRAM Buffer Memory (BRAM)
BRAM Column Address Strobe	CAS Pin For The SDRAM Buffer Memory (BRAM)
BRAM Write Enable	Write Enable Pin For The SDRAM Buffer Memory (BRAM)
PRAM Address	Address Pins For The SDRAM Memory That Serves As The Pointer Memory (PRAM)
PRAM Data	Data I/o Pins For The SDRAM Pointer Memory (PRAM)
PRAM Bank Select	Bank Address Pin For The SDRAM Pointer Memory (PRAM)
PRAM DQM	DQM (Data Mask) Pin For The SDRAM Pointer Memory (PRAM)
PRAM Row Address Strobe	RAS Pin For The SDRAM Pointer Memory (PRAM)
PRAM Column Address Strobe	CAS Pin For The SDRAM Pointer Memory (PRAM)
PRAM Write Enable	Write Enable Pin For The SDRAM Pointer Memory (PRAM)
Global Clock	Common Clock Pin For Both The BRAM And PRAM Memory Arrays
Power Supply	Power Supply Pins
Ground	Ground Pins
	Pin Name BRAM Address BRAM Data BRAM Bank Select BRAM DQM BRAM Row Address Strobe BRAM Column Address Strobe BRAM Write Enable PRAM Address PRAM Data PRAM Data PRAM Data PRAM Data PRAM DQM PRAM Row Address Strobe PRAM DQM PRAM Row Address Strobe PRAM Column Address Strobe PRAM Strobe <

FIGURE 2 - BLOCK DIAGRAM 4M X 32 SDRAM / 2M X 8 SDRAM



ABSOLUTE MAXIMUM RATINGS

Voltage on V _{CC} Relative to V _{SS}	-0.5V to +4.6V
V _{IN} (DQ _X)	-0.5V to V _{CC} +0.5V
Storage Temperature (BGA)	-55°C to +125°C
Junction Temperature	+125°C
Short Circuit Output Current	50 mA

*Stress greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions greater than those indicated in operational sections of this specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

 $0^{\circ}C \le T_A \le 70^{\circ}C$; V_{CC} = 3.3V ± 5% unless otherwise noted

Parameter	Symbol	Min	Max	Units
Supply Voltage (1)	Vcc	3.135	3.465	V
Input High Voltage (1,2)	Vih	2.0	Vcc +0.3	V
Input Low Voltage (1,2)	VIL	-0.3	0.8	V
Input Leakage Current $0 \le V_{IN} \le V_{CC}$	lu	-10	10	μA
Output Leakage (Output Disabled) $0 \le V_{IN} \le V_{CC}$	Ilo	-10	10	μA
Output High (Іон = -2mA) (1)	Vон	2.4	—	V
Output Low ($I_{OL} = 2mA$) (1)	Vol	_	0.4	V

NOTES:

1. All voltages referenced to V_{SS} (GND).

2. Overshoot: $V_{IH} \le +6.0V$ for $t \le t_{KC/2}$ Undershoot: $V_{IL} \ge -2.0V$ for $t \le t_{KC/2}$

DC ELECTRICAL CHARACTERISTICS

Description	Conditions	Symbol	Тур	Max	Units
Operating Current	BRAM and PRAM active	lcc1	170	210	mA
Operating Current	BRAM active/PRAM inactive	Icc2	140	160	mA
Operating Current	BRAM inactive/PRAM active	Іссз	90	110	mA
Operating Current	BRAM inactive/PRAM inactive	Icc4	40	60	mA

BGA CAPACITANCE

Description	Conditions	Symbol	Тур	Max	Units
Address Input Capacitance ¹	T _A = 25°C; f = 1MHz	Cı	5	8	pF
Input/Output Capacitance (DQ) ¹	T _A = 25°C; f = 1MHz	Co	8	10	pF
Control Input Capacitance ¹	T _A = 25°C; f = 1MHz	CA	5	8	pF
Clock Input Capacitance ¹	T _A = 25°C; f = 1MHz	Сск	4	6	pF

NOTE:

1. This parameter is sampled.

SDRAM AC CHARACTERISTICS

Parameter		Symbol	Min	Мах	Units
Clock Cycle Time (1)	CL = 3	tcc	8	1000	ns
	CL = 2	tcc	10	1000	ns
Clock To Valid Output Delay (1,2)		tsac		6	ns
Output Data Hold Time (2)		toн	2.5		ns
Clock High Pulse Width (3)		tсн	3		ns
Clock Low Pulse Width (3)		tcL	3		ns
Input Setup Time (3)		tss	2		ns
Input Hold Time (3)		tsн	1		ns
Clk To Output Low-Z (2)	tsLz	1		ns	
Clk To Output High-Z		tsнz		6	ns
Row Active To Row Active Delay (4)		t _{RRD}	16		ns
RAS# To CAS# Delay (4)		trcd	20		ns
Row Precharge Time (4)		t _{RP}	20		ns
Row Active Time (4)		tras	48	10,000	ns
Row Cycle Time – Operation (4)		trc	70		ns
Row Cycle Time – Auto Refresh (4,8)		tRFC	70		ns
Last Data In To New Column Address Delay (5)		tcdl	1		CLK
Last Data In To Row Precharge (5)		t _{RDL}	2		CLK
Last Data In To Burst Stop (5)	t _{BDL}	1		CLK	
Column Address To Column Address Delay (6)	tccD	1		CLK	
Number Of Valid Output Data (7)				2	EA
				1	EA

NOTES:

1. Parameters depend on programmed CAS latency.

2. If clock rise time is longer than 1ns (tRISE/2 -0.5)ns should be added to the parameter.

3. Assumed input rise and fall time = 1ns. If trise of tFALL are longer than 1ns. [(tRISE = tFALL)/2] - 1ns should be added to the parameter.

4. The minimum number of clock cycles required is detemined by dividing the minimum time required by the clock cycle time and then rounding up to the next higher integer.

5. Minimum delay is required to complete write.

6. Al devices allow every cycle column address changes.

7. In case of row precharge interrupt, auto precharge and read burst stop.

8. A new command may be given tRFC after self-refresh exit.

CLOCK FREQUENCY AND LATENCY PARAMETERS

(Unit = number of clock)

Cycle Time	CAS	trc	tras	t _{RP}	t _{RRD}	trcd	tccp	tcdl	t _{RDL}
	Latency	70ns	48ns	20ns	16ns	20ns	10ns	10ns	10ns
8.0ns	3	9	6	3	2	3	1	1	2
10.0ns	2	7	5	2	2	2	1	1	2

REFRESH CYCLE PARAMETERS

Parameter	Symbol	Min	Мах	Units
Refresh Period ^{1,2}	tref	—	64	ms

NOTES:

1. 1024 cycles

2. Any time that the Refresh Period has been exceeded, a minimum of two Auto (CBR) Refresh commands must be given to "wake-up" the device.

FUNCTION		BRAS or PRAS	BCAS or PCAS	BWE or PWE	BDQM or PDQM	BADDR12, BADDR13 or PBS	BADDR or PADDR	NOTES
Mode Register S	set	L	L	L	Х	OP CODE		
Auto Refresh (C	BR)	L	L	Н	Х	Х	Х	
Precharge	Single Bank	L	Н	L	Х	BA	L	2
	Precharge all Banks	L	Н	L	Х	Х	Н	
Bank Activate		L	Н	Н	Х	BA	Row Address	2
Write		Н	L	L	Х	BA	L	2
Write with Auto F	Precharge	Н	L	L	Х	BA	Н	2
Read		Н	L	L	Х	BA	L	2
Read with Auto F	Precharge	Н	L	Н	Х	BA	Н	2
Burst Termination		Н	Н	L	Х	Х	Х	3
No Operation		Н	Н	Н	Х	Х	Х	
Data Write/Output Disable		Х	Х	Х	L	Х	Х	4
Data Mask/Outp	ut Disable	Х	Х	Х	Н	Х	Х	4

SDRAM COMMAND TRUTH TABLE

NOTES:

1. All of the SDRAM operations are defined by states of BWE or PWE, BRAS or PRAS, BCAS or PCAS, and BDQM or PDQM at the positive rising edge of the clock.

2. Bank Select (BADDR12, BADDR13, or PBS), if BADDR12, BADDR13, or PBS = 0 then bank A is selected, if BADDR12, BADDR13, or PBS = 1 then bank B is selected.

3. During a Burst Write cycle there is a zero clock delay, for a Burst Read cycle the delay is equal to the CAS latency.

4. The BDQM or PDQM has two functions for the data DQ Read and Write operations. During a Read cycle, when BDQM or PDQM goes high at a clock timing the data outputs are disabled and become high impedance after a two clock delay. BDQM or PDQM also provides a data mask function for Write cycles. When it activates, the Write operation at the clock is prohibited (zero clock latency).

SDRAM CURRENT STATE TRUTH TABLE

				Comm				
Current State	BRAS or PRAS	BCAS or BWE of PCAS PWE		BADDR12, BADDR or BADDR13 PADDR or PBS		Description	Action	Notes
	L	L	L	OP	P Code	Mode Register Set	Set the Mode Register	1
	L	L	Н	Х	Х	Auto or Self Refresh	Start Auto	1
	L	Н	L	Х	Х	Precharge	No Operation	
Idla	L	Н	Н	BA	Row Address	Bank Activate	Activate the specified bank and row	
Idle	Н	L	L	BA	Column	Write w/o Precharge	ILLEGAL	2
	Н	L	Н	BA	Column	Read w/o Precharge	ILLEGAL	1
	Н	Н	L	Х	Х	Burst Termination	No Operation	1
	Н	Н	Н	Х	Х	No Operation	No Operation	
	L	L	L	OP	' Code	Mode Register Set	ILLEGAL	
	L	L	Н	Х	Х	Auto or Self Refresh	ILLEGAL	
	L	Н	L	Х	Х	Precharge	Precharge	3
Davis A athua	L	Н	Н	BA	Row Address	Bank Activate	ILLEGAL	1
Row Active	Н	L	L	BA	Column	Write	Start Write; Determine if Auto Precharge	4,5
	Н	L	Н	BA	Column	Read	Start Read; Determine if Auto Precharge	4,5
	Н	Н	L	Х	Х	Burst Termination	No Operation	
	Н	Н	Н	Х	Х	No Operation	No Operation	
	L	L	L	OF	Code	Mode Register Set	ILLEGAL	
	L	L	Н	Х	Х	Auto or Self Refresh	ILLEGAL	
	L	Н	L	Х	Х	Precharge	Terminate Burst; Start the Precharge	
	L	Н	Н	BA	Row Address	Bank Activate	ILLEGAL	2
Read	Н	L	L	BA	Column	Write	Terminate Burst; Start the Write cycle	5,6
	Н	L	Н	BA	Column	Read	Terminate Burst; Start a new Read cycle	5,6
	Н	Н	L	Х	Х	Burst Termination	Terminate the Burst	
	Н	Н	Н	Х	Х	No Operation	Continue the Burst	
	L	L	L	OF	Code	Mode Register Set	ILLEGAL	
	L	L	Н	Х	Х	Auto or Self Refresh	ILLEGAL	
	L	Н	L	Х	Х	Precharge	Terminate Burst; Start the Precharge	
14/-11-	L	Н	Н	BA	Row Address	Bank Activate	ILLEGAL	2
vvrite	Н	L	L	BA	Column	Write	Terminate Burst; Start a new Write cycle	5,6
	Н	L	Н	BA	Column	Read	Terminate Burst; Start the Read cycle	5,6
	Н	Н	L	Х	Х	Burst Termination	Terminate the Burst	
	Н	н	Н	Х	Х	No Operation	Continue the Burst	
	L	L	L	OF	Code	Mode Register Set	ILLEGAL	
	L	L	н	Х	Х	Auto or Self Refresh	ILLEGAL	
	L	н	L	Х	Х	Precharge	ILLEGAL	2
Read with	L	Н	Н	BA	Row Address	Bank Activate	ILLEGAL	2
Auto Precharge	Н	L	L	BA	Column	Write	ILLEGAL	
	Н	L	н	BA	Column	Read	ILLEGAL	
	Н	Н	L	X	X	Burst Termination	ILLEGAL	
	Н	н	н	Х	Х	No Operation	Continue the Burst	

SDRAM CURRENT STATE TRUTH TABLE (continued)

				Command				
Current State	BRAS or PRAS	BCAS or BWE or PCAS PWE		BADDR12, BADDR or BADDR13 PADDR or PBS		Description	Action	Notes
	L	L	L	OF	P Code	Mode Register Set	ILLEGAL	
	L	L	Н	Х	Х	Auto or Self Refresh	ILLEGAL	
	L	Н	L	Х	Х	Precharge	ILLEGAL	2
Write with	L	Н	Н	BA	Row Address	Bank Activate	ILLEGAL	2
Auto Precharge	Н	L	L	BA	Column	Write	ILLEGAL	
	Н	L	Н	BA	Column	Read	ILLEGAL	
	Н	Н	L	Х	Х	Burst Termination	ILLEGAL	
	Н	Н	Н	Х	Х	No Operation	Continue the Burst	
	L	L	L	OF	^o Code	Mode Register Set	ILLEGAL	
	L	L	Н	Х	Х	Auto or Self Refresh	ILLEGAL	
	L	Н	L	Х	Х	Precharge	No Operation; Bank(s) idle after tRP	
Dracharging	L	Н	Н	BA	Row Address	Bank Activate	ILLEGAL	2
Precharging	Н	L	L	BA	Column	Write w/o Precharge	ILLEGAL	2
	Н	L	Н	BA	Column	Read w/o Precharge	ILLEGAL	20
	Н	Н	L	Х	Х	Burst Termination	No Operation; Bank(s) idle after tRP	
	Н	Н	Н	Х	Х	No Operation	No Operation; Bank(s) idle after tRP	
-	L	L	L	OF	P Code	Mode Register Set	ILLEGAL	
	L	L	Н	Х	Х	Auto or Self Refresh	ILLEGAL	
	L	Н	L	Х	Х	Precharge	ILLEGAL	2
Dow Activating	L	Н	Н	BA	Row Address	Bank Activate	ILLEGAL	2
Row Activating	Н	L	L	BA	Column	Write	ILLEGAL	2
	Н	L	Н	BA	Column	Read	ILLEGAL	2
	Н	Н	L	Х	Х	Burst Termination	No Operation; Row active after t _{RCD}	
	Н	Н	Н	Х	Х	No Operation	No Operation; Row active after t _{RCD}	
	L	L	L	OF	^o Code	Mode Register Set	ILLEGAL	
	L	L	Н	Х	Х	Auto orSelf Refresh	ILLEGAL	
	L	Н	L	Х	Х	Precharge	ILLEGAL	2
Mrite Decovering	L	Н	Н	BA	Row Address	Bank Activate	ILLEGAL	2
while Recovering	Н	L	L	BA	Column	Write	Start Write; Determine if Auto Precharge	6
	Н	L	Н	BA	Column	Read	Start Read; Determine if Auto Precharge	6
	Н	Н	L	Х	Х	Burst Termination	No Operation; Row active after tDPL	
	Н	Н	Н	Х	Х	No Operation	No Operation; Row active after tDPL	
	L	L	L	OF	P Code	Mode Register Set	ILLEGAL	
	L	L	Н	Х	Х	Auto orSelf Refresh	ILLEGAL	
	L	Н	L	Х	Х	Precharge	ILLEGAL	2
Write Recovering	L	Н	Н	BA	Row Address	Bank Activate	ILLEGAL	2
WITH AUTO Precharge	Н	L	L	BA	Column	Write	ILLEGAL	2,6
liconarge	Н	L	Н	BA	Column	Read	ILLEGAL	2,6
	Н	Н	L	Х	Х	Burst Termination	No Operation; Precharge after tDPL	
	Н	Н	Н	Х	Х	No Operation	No Operation; Precharge after tDPL	

Current State	Command							
	BRAS or PRAS	BCAS or PCAS	BWE or PWE	BADDR12, BADDR13 or PBS	BADDR or PADDR	Description	Action	Notes
Refreshing	L	L	L	OP Code		Mode Register Set	ILLEGAL	
	L	L	Н	Х	Х	Auto or Self Refresh	ILLEGAL	
	L	Н	L	Х	Х	Precharge	ILLEGAL	
	L	Н	Н	BA	Row Address	Bank Activate	ILLEGAL	
	Н	L	L	BA	Column	Write	ILLEGAL	
	Н	L	Н	BA	Column	Read	ILLEGAL	
	Н	Н	L	Х	Х	Burst Termination	No Operation; Idle after t _{RC}	
	Н	Н	Н	Х	Х	No Operation	No Operation; Idle after t _{RC}	
Mode Register Accessing	L	L	L	OP Code		Mode Register Set	ILLEGAL	
	L	L	Н	Х	Х	Auto or Self Refresh	ILLEGAL	
	L	Н	L	Х	Х	Precharge	ILLEGAL	
	L	Н	Н	BA	Row Address	Bank Activate	ILLEGAL	
	Н	L	L	BA	Column	Write	ILLEGAL	
	Н	L	Н	BA	Column	Read	ILLEGAL	
	Н	Н	L	Х	Х	Burst Termination	ILLEGAL	
	Н	Н	Н	Х	Х	No Operation	No Operation; Idle after two clock cycles	

SDRAM CURRENT STATE TRUTH TABLE (continued)

Notes:

1. Both Banks must be idle otherwise it is an illegal action.

2. The Current State refers only refers to one of the banks, if VCBS selects this bank then the action is illegal. If VCBS selects the bank not being referenced by the Current State then the action may be legal depending on the state of that bank.

3. The minimum and maximum Active time (tRAS) must be satisfied.

4. The VCRAS# to VCCAS# Delay (tRcD) must occur before the command is given.

5. Address VCADDR9/AP is used to determine if the Auto Precharge function is activated.

6. The command must satisfy any bus contention, bus turn around, and/or write recovery requirements. The command is illegal if the minimum bank-to-bank delay time (trad) is not satisfied.

WED9LAPC2B16P8BC

WHITE ELECTRONIC DESIGNS





► WHITE ELECTRONIC DESIGNS

FIGURE 4 – SDRAM SINGLE BIT READ-WRITE-READ CYCLE (SAME PAGE) @CAS LATENCY = 3, BURST LENGTH = 1



WHITE ELECTRONIC DESIGNS

FIGURE 5 – SDRAM READ & WRITE CYCLE AT SAME BANK @ BURST LENGTH = 4



White Electronic Designs

FIGURE 6 – SDRAM PAGE READ & WRITE CYCLE AT SAME BANK @ BURST LENGTH = 4



2. Row precharge will interrupt writing. Last data input, tRDL before Row precharge will be written.

3. VCDQM# should mask invalid input data on precharge command cycle when asserting precharge before end of burst. Input data after Row precharge cycle will be masked internally.

GCK VCRAS# Note 1 VCCAS# VCADDR CAa RBb CBb CAc CBd CAe RAa VCBS RBb VCADDR9/AP RÁa CL = 2 QAa0 QAa2 QAa3 QBb0 QBb1 QBb2 QBb3 QAc0 QAc1 QBd0 QBd1 OAe0 OAet QAa1 VCDATA CL = 3 QAa0 QAa1 QAa2 QAa3 QBb0 QBb1 QBb2 QBb3 QAc0 QAc1 QBd0 QBd1 QAe0 QAe1 VCWF# VCDQM# Row Active Row Active Read Read Read Read Precharge (A-Bank) (B-Bank) (A-Bank) (B-Bank) (A-Bank) (B-Bank) (A-Bank) Read (A-Bank) //// DON'T CARE Note: 1. To interrupt a burst read by Row precharge, both the read and the precharge banks must be the same.

FIGURE 7 - SDRAM PAGE READ CYCLE AT DIFFERENT BANK @ BURST LENGTH = 4

White Electronic Designs

FIGURE 8 – SDRAM PAGE WRITE CYCLE AT DIFFERENT BANK @ BURST LENGTH = 4



NOTES:

1. To interrupt burst write by Row precharge, VCDQM# should be asserted to mask invalid input data.

2. To interrupt a burst read by Row precharge, both the read and the precharge banks must be the same.

FIGURE 9 - SDRAM READ & WRITE CYCLE AT DIFFERENT BANK @ BURST LENGTH = 4

9 10 11 12 13 14 15 16 17 18 19 GCK VCRAS# VCCAS# RBb VCADDR . CBb RAc RÁa CAs CAd VCBS VCADDR9/AP RAa . RBb RAc t_{CDL} Note 1 CL = 2 QAa0 QAa1 QAa2 QAa3 DBb0 DBb1 DBb2 DBb3 QAc0 QAc1 QAc2 VCDATA CL = 3 QAa0 QAa1 QAa2 QAa3 DBb0 DBb1 DBb2 DBb3 QAc0 QAc1 VCWE# VCDQM# Write Row Active Read Precharge Read (A-Bank) (A-Bank) (A-Bank) (B-Bank) (A-Bank) Row Active Row Active /// DON'T CARE (B-Bank) (A-Bank) Note: 1. tcpL should be met to complete write.

FIGURE 10 - SDRAM READ & WRITE CYCLE WITH AUTO PRECHARGE @BURST LENGTH = 4



WED9LAPC2B16P8BC

WHITE ELECTRONIC DESIGNS

FIGURE 11 – SDRAM READ INTERRUPTED BY PRECHARGE COMMAND & READ BURST STOP @ BURST LENGTH = FULL PAGE



^{1.} At full page mode, burst is end at the end of burst. So auto precharge is possible.

About the valid VCDATAs after burst stop, it is the same as the case of VCRAS# interrupt. Both cases are illustrated in the above timing diagram. See the label 1, 2 on 2. each of them. But at burst write, burst stop and VCRAS# interrupt should be compared carefully. Refer to the timing diagram of "Full page write burst stop cycle."

Burst stop is valid at every burst length. 3.

WED9LAPC2B16P8BC

FIGURE 12 – SDRAM WRITE INTERRUPTED BY PRECHARGE COMMAND & WRITE BURST STOP @ BURST LENGTH = FULL PAGE

WHITE ELECTRONIC DESIGNS



WHITE ELECTRONIC DESIGNS

FIGURE 13 – SDRAM BURST READ SINGLE BIT WRITE CYCLE @ BURST LENGTH = 2



2. When BRSW write command with auto precharge is executed, keep it in mind that tras should not be violated. Auto precharge is executed at the burst-end cycle, so in the case of BRSW write command, the next cycle starts the precharge.



FIGURE 14 – SDRAM MODE REGISTER SET CYCLE

2. Minimum 2 clock cycles should be met before new VCRAS# activation.

3. Please refer to Mode Register Set table.



PACKAGE DESCRIPTION: 153 LEAD BGA 14MM X 22MM

ORDERING INFORMATION

WED9LAPC2C16P8BC	Commercial Temperature:	0°C to +70°C
WED9LAPC2C16P8BI	Industrial Temperature:	-40°C to +85°C