## Four Output Differential Buffer for PCI Express

## Recommended Application：

DB800 Version 2．0 Yellow Cover part with PCI Express support with extended bypass mode frequency range．

## Output Features：

－4－0．7V current－mode differential output pairs
－Supports zero delay buffer mode and fanout mode
－Bandwidth programming available

## Key Specifications：

－Outputs cycle－cycle jitter：＜50ps
－Outputs skew：＜50ps
－Extended frequency range in bypass mode：
Revision B：up to 333.33 MHz
Revision C：up to 400 MHz

## Features／Benefits：

－Spread spectrum modulation tolerant， 0 to－0．5\％down spread and＋／－ $0.25 \%$ center spread
－Supports undriven differential outputs in PD\＃and SRC＿STOP\＃modes for power management．

Pin Configurations

| VDD | 1 |  | 28 | VDDA |
| :---: | :---: | :---: | :---: | :---: |
| SRC＿IN | 2 | ＊ | 27 | GNDA |
| SRC＿IN\＃ | 3 | 0 | 26 | IREF |
| GND | 4 | $\stackrel{\square}{0}$ | 25 | OE＿INV |
| VDD | 5 | 厂 | 24 | VDD |
| DIF＿1 | 6 | ¢ | 23 | DIF＿6 |
| DIF＿1\＃ | 7 | ¢0゙ | 22 | DIF＿6\＃ |
| OE＿1 | 8 | の日 | 21 | OE＿6 |
| DIF＿2 | 9 | か 0 | 20 | DIF＿5 |
| DIF＿2\＃ | 10 | $\bigcirc$ | 19 | DIF＿5\＃ |
| VDD | 11 | E | 18 | VDD |
| BYPASS\＃／PLL | 12 | \％ | 17 | HIGH＿BW\＃ |
| SCLK | 13 | O | 16 | SRC＿STOP\＃ |
| SDATA | 14 |  | 15 | PD\＃ |

28－pin SSOP \＆TSSOP

Integrated
ICS9DB401
Circuit
Systems, Inc.

Pin Decription When OE_INV $=0$

| PIN \# | PIN NAME | PIN TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| 1 | VDD | PWR | Power supply, nominal 3.3V |
| 2 | SRC_IN | IN | 0.7 V Differential SRC TRUE input |
| 3 | SRC_IN\# | IN | 0.7 V Differential SRC COMPLEMENTARY input |
| 4 | GND | PWR | Ground pin. |
| 5 | VDD | PWR | Power supply, nominal 3.3V |
| 6 | DIF_1 | OUT | 0.7V differential true clock output |
| 7 | DIF_1\# | OUT | 0.7 V differential complement clock output |
| 8 | OE_1 | IN | Active high input for enabling output 1. $0=$ tri-state outputs, $1=$ enable outputs |
| 9 | DIF_2 | OUT | 0.7V differential true clock output |
| 10 | DIF_2\# | OUT | 0.7 V differential complement clock output |
| 11 | VDD | PWR | Power supply, nominal 3.3V |
| 12 | BYPASS\#/PLL | IN | Input to select Bypass(fan-out) or PLL (ZDB) mode 0 = Bypass mode, $1=$ PLL mode |
| 13 | SCLK | IN | Clock pin of SMBus circuitry, 5V tolerant. |
| 14 | SDATA | I/O | Data pin for SMBus circuitry, 5V tolerant. |
| 15 | PD\# | IN | Asynchronous active low input pin used to power down the device. The internal clocks are disabled and the VCO and the crystal are stopped. |
| 16 | SRC_STOP\# | IN | Active low input to stop SRC outputs. |
| 17 | HIGH_BW\# | IN | 3.3V input for selecting PLL Band Width $0=\text { High, } 1=\text { Low }$ |
| 18 | VDD | PWR | Power supply, nominal 3.3V |
| 19 | DIF_5\# | OUT | 0.7V differential complement clock output |
| 20 | DIF_5 | OUT | 0.7V differential true clock output |
| 21 | OE_6 | IN | Active high input for enabling output 6. $0=$ tri-state outputs, $1=$ enable outputs |
| 22 | DIF_6\# | OUT | 0.7 V differential complement clock output |
| 23 | DIF_6 | OUT | 0.7V differential true clock output |
| 24 | VDD | PWR | Power supply, nominal 3.3V |
| 25 | OE_INV | IN | This latched input selects the polarity of the OE pins. $0=$ OE pins active high, $1=O E$ pins active low (OE\#) |
| 26 | IREF | OUT | This pin establishes the reference current for the differential currentmode output pairs. This pin requires a fixed precision resistor tied to ground in order to establish the appropriate current. 475 ohms is the standard value. |
| 27 | GNDA | PWR | Ground pin for the PLL core. |
| 28 | VDDA | PWR | 3.3V power for the PLL core. |

Integrated
ICS9DB401
Circuit
Systems, Inc.

Pin Decription When OE_INV = 1

| PIN \# | PIN NAME | PIN TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| 1 | VDD | PWR | Power supply, nominal 3.3V |
| 2 | SRC_IN | IN | 0.7 V Differential SRC TRUE input |
| 3 | SRC_IN\# | IN | 0.7 V Differential SRC COMPLEMENTARY input |
| 4 | GND | PWR | Ground pin. |
| 5 | VDD | PWR | Power supply, nominal 3.3V |
| 6 | DIF_1 | OUT | 0.7V differential true clock output |
| 7 | DIF_1\# | OUT | 0.7 V differential complement clock output |
| 8 | OE1\# | IN | Active low input for enabling DIF pair 1. 1 = tri-state outputs, $0=$ enable outputs |
| 9 | DIF_2 | OUT | 0.7V differential true clock output |
| 10 | DIF_2\# | OUT | 0.7 V differential complement clock output |
| 11 | VDD | PWR | Power supply, nominal 3.3V |
| 12 | BYPASS\#/PLL | IN | Input to select Bypass(fan-out) or PLL (ZDB) mode $0=$ Bypass mode, $1=$ PLL mode |
| 13 | SCLK | IN | Clock pin of SMBus circuitry, 5V tolerant. |
| 14 | SDATA | I/O | Data pin for SMBus circuitry, 5V tolerant. |
| 15 | PD | IN | Asynchronous active high input pin used to power down the device. The internal clocks are disabled and the VCO is stopped. |
| 16 | SRC_STOP | IN | Active high input to stop SRC outputs. |
| 17 | HIGH_BW\# | IN | 3.3V input for selecting PLL Band Width $0=\text { High, } 1=\text { Low }$ |
| 18 | VDD | PWR | Power supply, nominal 3.3V |
| 19 | DIF_5\# | OUT | 0.7V differential complement clock output |
| 20 | DIF_5 | OUT | 0.7V differential true clock output |
| 21 | OE6\# | IN | Active low input for enabling DIF pair 6. $1=$ tri-state outputs, $0=$ enable outputs |
| 22 | DIF_6\# | OUT | 0.7 V differential complement clock output |
| 23 | DIF_6 | OUT | 0.7V differential true clock output |
| 24 | VDD | PWR | Power supply, nominal 3.3V |
| 25 | OE_INV | IN | This latched input selects the polarity of the OE pins. $0=\mathrm{OE}$ pins active high, $1=\mathrm{OE}$ pins active low (OE\#) |
| 26 | IREF | OUT | This pin establishes the reference current for the differential currentmode output pairs. This pin requires a fixed precision resistor tied to ground in order to establish the appropriate current. 475 ohms is the standard value. |
| 27 | GNDA | PWR | Ground pin for the PLL core. |
| 28 | VDDA | PWR | 3.3V power for the PLL core. |

## General Description

The ICS9DB401 follows the Intel DB400 Differential Buffer Specification v2.0. This buffer provides four PCI-Express SRC clocks. The ICS9DB401 is driven by a differential input pair from a CK409/CK410/CK410M main clock generator, such as the ICS952601, ICS954101 or ICS954201. It provides ouputs meeting tight cycle-to-cycle jitter (50ps) and output-to-output skew (50ps) requirements.

## Block Diagram



Note: Polarities shown for $O E \_I N V=0$.

Power Groups

| Pin Number |  | Description |
| :---: | :---: | :---: |
| VDD | GND |  |
| 1 | 4 | DIF(1,2,5,6) |
| $5,11,18,24$ | 4 | IREF |
| N/A | 27 | Analog VDD \& GND for PLL core |
| 28 | 27 |  |

## Absolute Max

| Symbol | Parameter | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| VDD_A | 3.3V Core Supply Voltage |  | 4.6 | V |
| VDD_In $^{\text {3.3V Logic Supply Voltage }}$ |  | 4.6 | V |  |
| $\mathrm{~V}_{\mathrm{IL}}$ | Input Low Voltage | $\mathrm{GND}-0.5$ |  | V |
| $\mathrm{~V}_{\text {IH }}$ | Input High Voltage |  | $\mathrm{V}_{\mathrm{DD}}+0.5 \mathrm{~V}$ | V |
| Ts | Storage Temperature | -65 | 150 | ${ }^{\circ} \mathrm{C}$ |
| Tambient | Ambient Operating Temp | 0 | 70 | ${ }^{\circ} \mathrm{C}$ |
| Tcase | Case Temperature |  | 115 | ${ }^{\circ} \mathrm{C}$ |
| ESD prot | Input ESD protection <br> human body model | 2000 |  | V |

## Electrical Characteristics - Input/Supply/Common Output Parameters

$\mathrm{T}_{\mathrm{A}}=0-70^{\circ} \mathrm{C}$; Supply Voltage $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}+/-5 \%$

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input High Voltage | $\mathrm{V}_{\mathrm{IH}}$ | $3.3 \mathrm{~V}+/-5 \%$ | 2 |  | $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |  |
| Input Low Voltage | $\mathrm{V}_{\text {IL }}$ | $3.3 \mathrm{~V}+/-5 \%$ | GND - 0.3 |  | 0.8 | V |  |
| Input High Current | $\mathrm{I}_{\mathrm{H}}$ | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{DD}}$ | -5 |  | 5 | uA |  |
| Input Low Current | $\mathrm{l}_{\text {LL1 }}$ | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$; Inputs with no pull-up resistors | -5 |  |  | uA |  |
|  | $\mathrm{I}_{\text {LL2 }}$ | $\begin{aligned} & \mathrm{V}_{\mathbb{I N}}=0 \mathrm{~V} \text {; Inputs with pull-up } \\ & \text { resistors } \end{aligned}$ | -200 |  |  | uA |  |
| Operating Supply Current | $\mathrm{I}_{\text {DD3 } 3 \text { PLL }}$ | Full Active, $\mathrm{C}_{\mathrm{L}}=$ Full load; |  | 175 | 200 | mA |  |
|  | $\mathrm{I}_{\text {DD3.3ByPass }}$ |  |  | 160 | 175 | mA |  |
| Powerdown Current | $\mathrm{I}_{\mathrm{DD} 3.3 \mathrm{PD}}$ | all diff pairs driven |  |  | 40 | mA |  |
|  |  | all differential pairs tri-stated |  |  | 4 | mA |  |
| Input Frequency | $\mathrm{F}_{\mathrm{iPLL}}$ | PLL Mode | 50 |  | 200 | MHz |  |
| Input Frequency | $\mathrm{F}_{\text {iBypass }}$ | Bypass Mode (Revision B/REV $I D=1 H)$ | 0 |  | 333.33 | MHz |  |
| Input Frequency | $\mathrm{F}_{\text {iBypass }}$ | Bypass Mode (Revision C/REV ID $=2 H$ ) $\mathrm{ID}=2 \mathrm{H})$ | 0 |  | 400 | MHz |  |
| Pin Inductance ${ }^{1}$ | $\mathrm{L}_{\text {pin }}$ |  |  |  | 7 | nH | 1 |
| Input Capacitance ${ }^{1}$ | $\mathrm{C}_{\text {IN }}$ | Logic Inputs | 1.5 |  | 4 | pF | 1 |
|  | $\mathrm{C}_{\text {OUt }}$ | Output pin capacitance |  |  | 4 | pF | 1 |
| PLL Bandwidth | BW | PLL Bandwidth when PLL_BW=0 | 2.4 | 3 | 3.4 | MHz | 1 |
|  |  | PLL Bandwidth when PLL BW=1 | 0.7 | 1 | 1.4 | MHz | 1 |
| Clk Stabilization ${ }^{1,2}$ | $\mathrm{T}_{\text {STAB }}$ | From $V_{D D}$ Power-Up and after input clock stabilization or deassertion of PD\# to 1st clock |  | 0.5 | 1 | ms | 1,2 |
| Modulation Frequency | fMOD | Triangular Modulation | 30 |  | 33 | kHz | 1 |
| Tdrive_SRC_STOP\# |  | DIF output enable after SRC_Stop\# de-assertion |  | 10 | 15 | ns | 1,3 |
| Tdrive_PD\# |  | DIF output enable after PD\# de-assertion |  |  | 300 | us | 1,3 |
| Tfall |  | Fall time of PD\# and SRC STOP\# |  |  | 5 | ns | 1 |
| Trise |  | Rise time of PD\# and SRC STOP\# |  |  | 5 | ns | 2 |

[^0]
## Electrical Characteristics - DIF 0.7V Current Mode Differential Pair

$\mathrm{T}_{\mathrm{A}}=0-70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}+/-5 \% ; \mathrm{C}_{\mathrm{L}}=2 \mathrm{pF}, \mathrm{R}_{\mathrm{S}}=33.2 \Omega, \mathrm{R}_{\mathrm{P}}=49.9 \Omega, \mathrm{I}_{\mathrm{REF}}=475 \Omega$

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Current Source Output Impedance | Zo ${ }^{1}$ | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{x}}$ | 3000 |  |  | $\Omega$ | 1 |
| Voltage High | VHigh | Statistical measurement on single ended signal using oscilloscope math function. | 660 |  | 850 | mV | 1,3 |
| Voltage Low | VLow |  | -150 |  | 150 |  | 1,3 |
| Max Voltage | Vovs | Measurement on single ended signal using absolute value. |  |  | 1150 | mV | 1 |
| Min Voltage | Vuds |  | -300 |  |  |  | 1 |
| Crossing Voltage (abs) | Vcross(abs) |  | 250 |  | 550 | mV | 1 |
| Crossing Voltage (var) | d-Vcross | Variation of crossing over all edges |  |  | 140 | mV | 1 |
| Long Accuracy | ppm | see Tperiod min-max values |  |  | 0 | ppm | 1,2 |
| Rise Time | $\mathrm{t}_{\mathrm{r}}$ | $\mathrm{V}_{\mathrm{OL}}=0.175 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=0.525 \mathrm{~V}$ | 175 |  | 700 | ps | 1 |
| Fall Time | $\mathrm{t}_{\mathrm{f}}$ | $\mathrm{V}_{\mathrm{OH}}=0.525 \mathrm{~V} \mathrm{~V}_{\mathrm{OL}}=0.175 \mathrm{~V}$ | 175 |  | 700 | ps | 1 |
| Rise Time Variation | d-t ${ }_{\text {r }}$ |  |  |  | 125 | ps | 1 |
| Fall Time Variation | d-t $\mathrm{t}_{\mathrm{f}}$ |  |  |  | 125 | ps | 1 |
| Duty Cycle | $\mathrm{d}_{\text {t3 }}$ | Measurement from differential wavefrom | 45 |  | 55 | \% | 1 |
| Skew | $\mathrm{t}_{\text {sk3 }}$ | $\mathrm{V}_{\mathrm{T}}=50 \%$ |  |  | 50 | ps | 1 |
| Jitter, Cycle to cycle | $\mathrm{t}_{\text {jcyc-cyc }}$ | PLL mode, Measurement from differential wavefrom |  |  | 50 | ps | 1 |
|  |  | BYPASS mode as additive jitter |  |  | 50 | ps | 1 |

${ }^{1}$ Guaranteed by design and characterization, not $100 \%$ tested in production.
${ }^{2}$ All Long Term Accuracy and Clock Period specifications are guaranteed with the assumption that the input clock complies with CK409/CK410 accuracy requirements
${ }^{3} \mathrm{I}_{\mathrm{REF}}=\mathrm{V}_{\mathrm{DD}} /\left(3 x \mathrm{R}_{\mathrm{R}}\right)$. For $\mathrm{R}_{\mathrm{R}}=475 \Omega(1 \%)$, $\mathrm{I}_{\mathrm{REF}}=2.32 \mathrm{~mA}$. $\mathrm{I}_{\mathrm{OH}}=6 \mathrm{x} \mathrm{I}_{\mathrm{REF}}$ and $\mathrm{V}_{\mathrm{OH}}=0.7 \mathrm{~V} @ \mathrm{Z}_{\mathrm{O}}=50 \Omega$.

| SRC Reference Clock |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| Common Recommendations for Differential Routing | Dimension or Value | Unit | Figure |  |
| L1 length, Route as non | -coupled 50 ohm trace. | 0.5 max | inch | 2,3 |
| L2 length, Route as non | -coupled 50 ohm trace. | 0.2 max | inch | 2,3 |
| L3 length, Route as non | -coupled 50 ohm trace. | 0.2 max | inch | 2,3 |
| Rs | 33 | ohm | 2,3 |  |
| Rt | 49.9 | ohm | 2,3 |  |


| Down Device Differential Routing | Dimension or Value | Unit | Figure |
| :--- | :--- | :--- | :--- |
| L4 length, Route as coupled microstrip 100 ohm <br> differential trace. | 2 min to 16 max | inch | 2 |
| L4 length, Route as coup led stripline 100 ohm <br> differential trace. | 1.8 min to 14.4 max | inch | 2 |


| Differential Routing to PCI Express Connector |  | Dimension or Value | Unit | Figure |
| :--- | :--- | :--- | :--- | :--- |
| L4 length, Route as coupled <br> differential trace. | microstrip 100 ohm | 0.25 to 14 max | inch | 3 |
| L4 length, Rout e as coupled <br> differential trace. | stripline 100 ohm | $0.225 \min$ to 12.6 <br> $\max$ | inch | 3 |

Fig. 1


Fig. 2


Fig. 3


## General SMBus serial interface information for the ICS9DB401

## How to Write：

－Controller（host）sends a start bit．
－Controller（host）sends the write address $\mathrm{DC}_{(H)}$
－ICS clock will acknowledge
－Controller（host）sends the begining byte location＝N
－ICS clock will acknowledge
－Controller（host）sends the data byte count＝X
－ICS clock will acknowledge
－Controller（host）starts sending Byte N through Byte N＋X－1
（see Note 2）
－ICS clock will acknowledge each byte one at a time
－Controller（host）sends a Stop bit

| Index Block Write Operation |  |  |  |
| :---: | :---: | :---: | :---: |
| Controller（Host） |  |  | ICS（Slave／Receiver） |
| T | starT bit |  |  |
| Slave Address $\mathrm{DC}_{(\mathrm{H})}$ |  |  |  |
| WR | WRite |  |  |
|  |  |  | ACK |
| Beginning Byte＝N |  |  |  |
|  |  |  | ACK |
| Data Byte Count＝X |  |  |  |
|  |  |  | ACK |
| Beginning Byte N |  | べへ |  |
|  |  |  | ACK |
| 0 |  |  |  |
| $\bigcirc$ |  |  | 0 |
| 0 |  |  | 0 |
|  |  |  | $\bigcirc$ |
| Byte N＋X－1 |  |  |  |
|  |  |  | ACK |
| P | stoP bit |  |  |

## How to Read：

－Controller（host）will send start bit．
－Controller（host）sends the write address $\mathrm{DC}_{(H)}$
－ICS clock will acknowledge
－Controller（host）sends the begining byte location＝N
－ICS clock will acknowledge
－Controller（host）will send a separate start bit．
－Controller（host）sends the read address DD ${ }_{(H)}$
－ICS clock will acknowledge
－ICS clock will send the data byte count $=X$
－ICS clock sends Byte N＋X－1
－ICS clock sends Byte 0 through byte $X$（if $X_{(H)}$ was written to byte 8）．
－Controller（host）will need to acknowledge each byte
－Controllor（host）will send a not acknowledge bit
－Controller（host）will send a stop bit


Integrated
ICS9DB401
Circuit
Systems, Inc.

SMBus Table: Frequency Select Register, READ/WRITE ADDRESS (DC/DD)

| Byte 0 | Pin \# | Name | Control Function | Type | $\mathbf{0}$ | $\mathbf{1}$ | PWD |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit 7 | - | PD_Mode | PD\# drive mode | RW | driven | Hi-Z | 0 |
| Bit 6 | - | STOP_Mode | SRC_Stop\# drive mode | RW | driven | Hi-Z | 0 |
| Bit 5 | - | PD_SRC_INV | Power Down <br> and SRC Invert | RW | Normal | Invert | 0 |
| Bit 4 | - | Reserved | Reserved | RW | Reserved | X |  |
| Bit 3 | - | Reserved | Reserved | RW | Reserved | X |  |
| Bit 2 | - | PLL_BW\# | Select PLL BW | RW | High BW | Low BW | 1 |
| Bit 1 | - | BYPASS\# | BYPASS\#/PLL | RW | fan-out | ZDB | 1 |
| Bit 0 | - | SRC_DIV\# | SRC Divide by 2 Select | RW | x/2 | $1 x$ | 1 |

SMBus Table: Output Control Register

| Byte 1 | Pin \# | Name | Control Function | Type |  | $\mathbf{0}$ | $\mathbf{1}$ | PWD |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit 7 | - | Reserved | Reserved | RW | Reserved |  | X |  |
| Bit 6 | 22,23 | DIF_6 | Output Control | RW | Disable | Enable | 1 |  |
| Bit 5 | 19,20 | DIF_5 | Output Control | RW | Disable | Enable | 1 |  |
| Bit 4 | - | Reserved | Reserved | RW | Reserved |  | X |  |
| Bit 3 | - | Reserved | Reserved | RW | Reserved |  | X |  |
| Bit 2 | 9,10 | DIF_2 | Output Control | RW | Disable | Enable | 1 |  |
| Bit 1 | 6,7 | DIF_1 | Output Control | RW | Disable | Enable | 1 |  |
| Bit 0 | - | Reserved | Reserved | RW | Reserved |  | X |  |

SMBus Table: Output Control Register

| Byte 2 |  | Pin \# | Name | Control Function | Type | $\mathbf{0}$ | $\mathbf{1}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit 7 | - | Reserved | Reserved | RW | Reserved |  | X |
| Bit 6 | 22,23 | DIF_6 | Output Control | RW | Free-run | Stoppable | 0 |
| Bit 5 | 19,20 | DIF_5 | Output Control | RW | Free-run | Stoppable | 0 |
| Bit 4 | - | Reserved | Reserved | RW | Reserved | X |  |
| Bit 3 | - | Reserved | Reserved | RW | Reserved | X |  |
| Bit 2 | 9,10 | DIF_2 | Output Control | RW | Free-run | Stoppable | 0 |
| Bit 1 | 6,7 | DIF_1 | Output Control | RW | Free-run | Stoppable | 0 |
| Bit 0 | - | Reserved | Reserved | RW | Reserved | X |  |

Integrated
ICS9DB401
Circuit
Systems, Inc.

## SMBus Table: Output Control Register

| Byte 3 | Pin \# | Name | Control Function | Type | $\mathbf{0}$ | $\mathbf{1}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit 7 |  | Reserved | PWD |  |  |  |
| Bit 6 |  | Reserved | RW | Reserved | X |  |
| Bit 5 |  | Reserved | RW | Reserved | X |  |
| Bit 4 |  | Reserved | RW | Reserved | X |  |
| Bit 3 |  | Reserved | RW | Reserved | X |  |
| Bit 2 |  | Reserved | RW | Reserved | X |  |
| Bit 1 |  | Reserved | RW | Reserved | X |  |
| Bit 0 | Reserved | RW | Reserved | X |  |  |

## SMBus Table: Vendor \& Revision ID Register

|  | Pin \# | Name | Control Function | Type | 0 | 1 | PWD |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit 7 | - | RID3 | REVISION ID | R | - | - | X |
| Bit 6 | - | RID2 |  | R | - | - | X |
| Bit 5 | - | RID1 |  | R | - | - | X |
| Bit 4 | - | RID0 |  | R | - | - | X |
| Bit 3 | - | VID3 | VENDOR ID | R | - | - | 0 |
| Bit 2 | - | VID2 |  | R | - | - | 0 |
| Bit 1 | - | VID1 |  | R | - | - | 0 |
| Bit 0 | - | VID0 |  | R | - | - | 1 |

SMBus Table: DEVICE ID

| Byte 5 |  | Pin \# | Name | Control Function | Type | $\mathbf{0}$ | $\mathbf{1}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit 7 7 | - | Device ID 7 (MSB) | RW | Reserved | 0 |  |  |
| Bit 6 | - | Device ID 6 | RW | Reserved | 1 |  |  |
| Bit 5 | - | Device ID 5 | RW | Reserved | 0 |  |  |
| Bit 4 | - | Device ID 4 | RW | Reserved | 0 |  |  |
| Bit 3 | - | Device ID 3 | RW | Reserved | 0 |  |  |
| Bit 2 | - | Device ID 2 | RW | Reserved | 0 |  |  |
| Bit 1 | - | Device ID 1 | RW | Reserved | 0 |  |  |
| Bit 0 | - | Device ID 0 | RW | Reserved | 1 |  |  |

SMBus Table: Byte Count Register

|  | Pin \# | Name | Control Function | Type | 0 | 1 | PWD |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit 7 |  | BC7 | Writing to this register configures how many bytes will be read back. | RW | - | - | 0 |
| Bit 6 |  | BC6 |  | RW | - | - | 0 |
| Bit 5 |  | BC5 |  | RW | - | - | 0 |
| Bit 4 |  | BC4 |  | RW | - | - | 0 |
| Bit 3 |  | BC3 |  | RW | - | - | 0 |
| Bit 2 |  | BC2 |  | RW | - | - | 1 |
| Bit 1 |  | BC1 |  | RW | - | - | 1 |
| Bit 0 |  | BC0 |  | RW | - | - | 1 |

## PD\#

The PD\# pin cleanly shuts off all clocks and places the device into a power saving mode. PD\# must be asserted before shutting off the input clock or power to insure an orderly shutdown. PD is asynchronous active-low input for both powering down the device and powering up the device. When PD\# is asserted, all clocks will be driven high, or tri-stated (depending on the PD\# drive mode and Output control bits) before the PLL is shut down.

## PD\# Assertion

When PD\# is sampled low by two consecutive rising edges of DIF\#, all DIF outputs must be held High, or tri-stated (depending on the PD\# drive mode and Output control bits) on the next High-Low transition of the DIF\# outputs. When the PD\# drive mode bit is set to ' 0 ', all clock outputs will be held with DIF driven High with $2 \times$ I REF and DIF\# tri-stated. If the PD\# drive mode bit is set to ' 1 ', both DIF and DIF\# are tri-stated.


## PD\# De-assertion

Power-up latency is less than 1 ms . This is the time from de-assertion of the PD\# pin, or VDD reaching 3.3V, or the time from valid SRC_IN clocks until the time that stable clocks are output from the device (PLL Locked). If the PD\# drive mode bit is set to ' 1 ', all the DIF outputs must driven to a voltage of >200 mV within 300 ms of PD\# de-assertion.


Note: Polarities in timing diagrams are shown OE_INV = 0. They are similar to OE_INV = 1.

## SRC_STOP\#

The SRC_STOP\# signal is an active-low asynchronous input that cleanly stops and starts the DIF outputs. A valid clock must be present on SRC_IN for this input to work properly. The SRC_STOP\# signal is de-bounced and must remain stable for two consecutive rising edges of DIF\# to be recognized as a valid assertion or de-assertion.

## SRC_STOP\# - Assertion (transition from ' 1 ' to ' 0 ')

Asserting SRC_STOP\# causes all DIF outputs to stop after their next transition (if the control register settings allow the output to stop). When the SRC_STOP\# drive bit is ' 0 ', the final state of all stopped DIF outputs is DIF $=$ High and DIF\# = Low. There is no change in output drive current. DIF is driven with 6xIref. DIF\# is not driven, but pulled low by the termination. When the SRC_STOP\# drive bit is ' 1 ', the final state of all DIF output pins is Low. Both DIF and DIF\# are not driven.

## SRC_STOP\# - De-assertion (transition from ' 0 ' to ' 1 ')

All stopped differential outputs resume normal operation in a glitch-free manner. The de-assertion latency to active outputs is 2-6 DIF clock periods, with all DIF outputs resuming simultaneously. If the SRC_STOP\# drive control bit is '1' (tri-state), all stopped DIF outputs must be driven High (>200 mV) within 10 ns of de-assertion.

## SRC_STOP_1 (SRC_Stop = Driven, PD = Driven)



SRC_STOP_2 (SRC_Stop =Tristate, PD = Driven)


SRC_STOP_3 (SRC_Stop = Driven, PD = Tristate)


SRC_STOP_4 (SRC_Stop = Tristate, PD = Tristate)


Integrated
ICS9DB401
Circuit
Systems, Inc.

209 mil SSOP


| SYMBOL | In Millimeters COMMON DIMENSIONS |  | In Inches COMMON DIMENSIONS |  |
| :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |
| A | -- | 2.00 | -- | . 079 |
| A1 | 0.05 | -- | . 002 | -- |
| A2 | 1.65 | 1.85 | . 065 | . 073 |
| b | 0.22 | 0.38 | . 009 | . 015 |
| C | 0.09 | 0.25 | . 0035 | . 010 |
| D | SEE VARIATIONS |  | SEE VARIATIONS |  |
| E | 7.40 | 8.20 | . 291 | . 323 |
| E1 | 5.00 | 5.60 | . 197 | . 220 |
| e | 0.65 BASIC |  | 0.0256 BASIC |  |
| L | 0.55 | 0.95 | . 022 | . 037 |
| N | SEE VARIATIONS |  | SEE VARIATIONS |  |
| $\alpha$ | $0^{\circ}$ | $8^{\circ}$ | $0^{\circ}$ | $8^{\circ}$ |

VARIATIONS

| N | D mm. |  | D (inch) |  |
| :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |
| 28 | 9.90 | 10.50 | .390 | .413 |

Reference Doc.: JEDEC Publication 95, MO-150
10-0033

## Ordering Information

## ICS9DB401yFLFT

Example:

## ICS XXXX YFLFT



Designation for tape and reel packaging
RoHS Compliant (Optional)
Package Type
F = SSOP
Revision Designator (will not correlate with datasheet revision)
Device Type (consists of 3 to 7 digit numbers)
Prefix
ICS, AV = Standard Device

Integrated
ICS9DB401
Circuit
Systems, Inc.


| 4.40 mm. Body, 0.65 mm. Pitch TSSOP <br> (173 mil) <br> ( 25.6 mil ) |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| SYMBOL | $\qquad$ |  | In Inches COMMON DIMENSIONS |  |
|  | MIN | MAX | MIN | MAX |
| A | -- | 1.20 | -- | . 047 |
| A1 | 0.05 | 0.15 | . 002 | . 006 |
| A2 | 0.80 | 1.05 | . 032 | . 041 |
| b | 0.19 | 0.30 | . 007 | . 012 |
| c | 0.09 | 0.20 | . 0035 | . 008 |
| D | SEE VARIATIONS |  | SEE VARIATIONS |  |
| E | 6.40 BASIC |  | 0.252 BASIC |  |
| E1 | 4.30 | 4.50 | . 169 | . 177 |
| e | 0.65 BASIC |  | 0.0256 BASIC |  |
| L | 0.45 | 0.75 | . 018 | . 030 |
| N | SEE VARIATIONS |  | SEE VARIATIONS |  |
| a | $0^{\circ}$ | $8^{\circ}$ | $0^{\circ}$ | $8^{\circ}$ |
| aaa | -- | 0.10 | -- | . 004 |

VARIATIONS

| N | D mm. |  | D (inch) |  |
| :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |
| 28 | 9.60 | 9.80 | .378 | .386 |

Reference Doc.: JEDEC Publication 95, MO-153
10-0035

## Ordering Information

ICS9DB401yGLFT
Example:


ICS, AV = Standard Device

Revision History

| Rev. | Issue Date | Description | Page \# |
| :---: | :---: | :--- | :---: |
| 0.1 | $4 / 21 / 2005$ | Changed Ordering Information from"LN" to "LF". | 14,15 |
| A | $8 / 15 / 2005$ | 1. Updated LF Ordering Information to RoHS Compliant. <br> 2. Release to web. | $14-15$ |
| B | $9 / 7 / 2006$ | Updated Electrical Characteristics. | 5 |


[^0]:    ${ }^{1}$ Guaranteed by design and characterization, not 100\% tested in production.
    ${ }^{2}$ See timing diagrams for timing requirements.
    ${ }^{3}$ Time from deassertion until outputs are $>200 \mathrm{mV}$
    1014B-09/07/06

