16-bit Proprietary Microcontroller

CMOS

FMC-16LX MB90800 Series

MB90803/F804/V800

■ DESCRIPTION

The MB90800 series is a general-purpose 16-bit microcontroller that has been developed for high-speed real-time processing required for industrial and office automation equipment and process control, etc. The LCD controller of 48 segment four common is built into.

Instruction set has taken over the same AT architecture as in the F²MC*-8L and F²MC 16L, and is further enhanced to support high level languages, extend addressing mode, enhanced divide/multiply instructions with sign and enrichment of bit processing. In addition, long word processing is now available by introducing a 32-bit accumulator.

*: F²MC, an abbreviation for FUJITSU Flexible Microcontroller, is a registered trademark of FUJITSU Ltd.

■ FEATURES

Clock


- Built-in PLL clock frequency multiplication circuit
- Operating clock (PLL clock) can be selected from divided-by-2 of oscillation or 1 to 4 times the oscillation (at oscillation of 6.25 MHz, 6.25 MHz to 25 MHz).
- Minimum instruction execution time of 40.0 ns (at oscillation of 6.25 MHz, four times the PLL clock, operation at Vcc = 3.3 V)

The maximum memory space:16 MB

- 24-bit internal addressing
- · Bank addressing

(Continued)

■ PACKAGE





(Continued)

Optimized instruction set for controller applications

- Wide choice of data types (bit, byte, word, and long word)
- Wide choice of addressing modes (23 types)
- · High code efficiency
- Enhanced high-precision computing with 32-bit accumulator
- Enhanced Multiply/Divide instructions with sign and the RETI instruction

• Instruction system compatible with high-level language (C language) and multitask

- Employing system stack pointer
- Instruction set has symmetry and barrel shift instructions

• Program Patch Function (2 address pointer)

• 4-byte instruction queue

• Interrupt function

- The priority level can be set to programmable.
- Interrupt function with 32 factors

• Data transfer function

• Expanded intelligent I/O service function (EI 2 OS): Maximum of 16 channels]

• Low Power Consumption Mode

- Sleep mode (a mode that helts CPU operating clock)
- Time-base timer mode (a mode that operates oscillation clock and time-base timer)
- Watch timer mode (mode in which only the subclock and watch timers operate)
- Stop mode (a mode that stops oscillation clock and sub clock)
- CPU blocking operation mode (operating CPU at each set cycle)

Package

• LQFP-120P (FPT-100P-M06:0.65 mm pin pitch)

Process: CMOS technology

■ BUILT-IN PERIPHERAL FUNCTION (RESOURCE)

• I/O port: 68 or less (sub-clocking 70 unused)

Time-base timer : 1channel
Watchdog timer : 1 channel
Watch timer : 1channel

LCD Controller48SEG 4COM

• 8/10-bit A/D converter : 12 channels

• 8-bit resolution or 10-bit resolution can be set.

• 16-bit reload timer: 3 channels

Multi-functional timer

• 16-bit free run timer: 1 channel

• 16-bit Output Compare: 2 channels

An interrupt request can be output when the count value of the 16-bit free-run timer and the setting value in the compare register match.

• Input capture : 2 channels

Upon detecting a valid edge of the signal input from the external input pin, the count value of the 16-bit freerun timer is loaded into the input capture data register and an interrupt request can be output.

16-bit PPG timer : 2 channels16-bit reload timer : 3 channels

• UART: 2 channels

• Extended I/O serial interface : 2 channels


- DTP/External interrupt circuit: 4 channels
 - Activate the extended intelligent I/O service by external interrupt input
 - · Interrupt output by external interrupt input
- Timer clock output circuit
- Delay interrupt output module
 - Output an interrupt request for task switching
- I²C Interface : 1 channel

■ PRODUCT LINEUP

1. MB90800 Series

Р	art number	MB90V800 MB90F804-101/201 MB90803/S					
Туре		For evaluation	FLASH MEMORY	Mask ROM			
.) 0			built-in type	built-in type			
Cuatama ala	a alc		cation method(\times 1, \times 2, \times 3				
System clo	OCK	Minimum instruction execution time of 40.0 ns					
ROM capa	ocity	(at oscillation of 6.25 MHz, four times the PLL clock) No 256 Kbytes 128 Kbytes					
RAM capa		28 Kbytes	16 Kbytes	4 Kbytes			
INAIVI Capa	lolty	Number of basic instruction	•	4 Noytes			
			is . 331 tion time : 40.0 ns/6.25 MHz	oscillator			
				is used : machine clock			
CPU funct	ions		25 MHz, Power su	pply voltage: 3.3 V ± 0.3 V)			
		Addressing type: 23 types					
		Program Patch Function : 2					
		The maximum memory spa		and the state of t			
Ports		not used)	shared with resources), (70	ports when the subclock is			
LCD contro	oller/driver	Segment driver that can dri common driver 48 SEG × 4	ive the LCD panel (liquid cry - COM	rstal display) directly, and			
	16-bit free-run	1 channel					
16-bit	timer	Overflow interrupt					
input/	Output compare	2 channels					
output	(OCU)	Pin input factor: matching of the compare register					
timer	Input capture (ICU)	2 channels Reverting a register value upon a pin input (riging edge, falling edge, or both edges)					
	(ICO)	Rewriting a register value upon a pin input (rising edge, falling edge, or both edges) 16-bit reload timer operation (toggle output, single shot output selectable)					
16-Bit Relo	oad Timer	The event count function is optional. The event count function is optional.					
		Three channels are built in.					
		Output pin × 2 ports					
16-bit PPG	3 timer	Operating clock frequency : fcp, fcp/22, fcp/24, fcp/26					
		Two channels are built in.					
Timer cloc	k output circuit	Clock with a frequency of external input clock divided by 16/32/64/128 can be					
I ² C bus	·	output externally. I ² C Interface. 1 channel is built-in.					
12C bus							
8/10-hit Δ/	D converter	12 channels (input multiple					
O/ TO DIC /-V/	D converter	The 8-bit resolution or 10-bit resolution can be set. Conversion time: 5.9 µs (When machine clock 16.8 MHz works).					
		Full-duplex double buffer					
UART		Asynchronous/synchronous transmit (with start/stop bits) are supported.					
		Two channels are built in.					
Extended I/O serial interface		Two channels are built in.					
Interrupt d	elay interrupt	Four channel independence (A/D input and using combinedly) Interrupt causes: "L"—"H" edge/"H"—"L" edge/"L" level/"H" level selectable					
DTP/Exter	nal interrupt	8 channels (The 8 channels include with the shared A/D input) Interrupt causes: "L"→"H" edge/"H"→"L" edge/"L" level/"H" level selectable					
Low Powe	r Consumption Mode	•	er mode/Watch mode/Stop m				
Process	•	CMOS					
Operating	voltage	2.7 V to 3.6 V					
. 3		I					

■ PIN ASSIGNMENT



■ PIN DESCRIPTION

Pin No.	Pin Name	Circuit Status/function		Description	
QFP	- Pin Name	Type*	at reset	Description	
92, 93	X0, X1	А	Oscillation status	It is a terminal which connects the oscillator. When connecting an external clock, leave the x1 pin side unconnected.	
13, 14	X0A, X1A	В	Oscillation status	It is 32 kHz oscillation pin. (Dual-line model)	
13, 14	P90, P91	G	Port input (High-Z)	General purpose input/output port. (Single-line model)	
51	MD2	М	Mode Pins	Input pin for selecting operation mode. Connect directly to Vss.	
52, 53	MD1, MD0	L	Mode Pins	Input pin for selecting operation mode. Connect directly to Vcc.	
54	RST	K	Reset input	External reset input pin.	
63, 64, 67 to 72, 73 to 76	SEG0 to SEG11	D	LCD SEG output	A segment output terminal of the LCD controller/driver.	
77 to 84	SEG12 to SEG19	Е		A segment output terminal of the LCD controller/driver.	
	P00 to P07			General purpose input/output port.	
85 to 89, 94 to 96	SEG20 to SEG27	E		A segment output terminal of the LCD controller/driver.	
94 10 90	P10 to P17			General purpose input/output port.	
97 to 100, 1 to 4	SEG28 to SEG35	E		A segment output terminal of the LCD controller/driver.	
1104	P20 to P27			General purpose input/output port.	
	SEG36		Port input (High-Z)	A segment output terminal of the LCD controller/driver.	
5	P30	Е	, , ,	General purpose input/output port.	
j	SO3	_		Serial data output pin of serial I/O channel 3. Valid when serial data output of serial I/O channel 3 is enabled.	
	SEG37			A segment output terminal of the LCD controller/driver.	
6	P31	Е		General purpose input/output port.	
	SC3			Serial clock I/O pin of serial I/O channel 3. Valid when serial clock output of serial I/O channel 3 is enabled.	

^{* :} For the circuit type, see section "■ I/O CIRCUIT TYPE".

Pin No.	Pin Name	Circuit	Status/function	Description
QFP	- Fin Name	Type*	at reset	Description
	SEG38			A segment output terminal of the LCD controller/driver.
_	P32	_		General purpose input/output port.
7	SI3	Е		Serial data input pin of serial I/O channel 3. This pin may be used at any time during serial I/O channel 3 in input mode, so do not use it as other pin function.
	SEG39			A segment output terminal of the LCD controller/ driver.
8	P33	E		General purpose input/output port.
	TMCK			Timer clock output pin. It is effective when permitting the power output.
	SEG40, SEG41			A segment output terminal of the LCD controller/ driver.
9, 10	P34, P35	E	Port input (High-Z)	General purpose input/output port.
	IC0, IC1			External trigger input pin of input capture channel 0/channel 1.
	SEG42, SEG43	E		A segment output terminal of the LCD controller/driver.
11, 12	P36, P37			General purpose input/output port.
	OCU0, OCU1			Output terminal for the Output Compares.
17 to 21	LED0 to LED4	F		It is a output terminal for LED (IoL = 15 mA).
	P40 to P44			General purpose input/output port.
	LED5 to LED7			It is a output terminal for LED (IoL = 15 mA).
00 to 04	P45 to P47	_		General purpose input/output port.
22 to 24	TOT0 to TOT2	F		External event output pin of reload timer channel 0 to chanel 2. It is effective when permitting the external event output.
	SEG44 to SEG45			A segment output terminal of the LCD controller/driver.
05.00	P50, P51	_		General purpose input/output port.
25, 26	TINO, TIN1	E		External clock input pin of reload timer channel 0, channel 1. It is effective when permitting the external clock input.

^{* :} For the circuit type, see section "■ I/O CIRCUIT TYPE".

Pin No. QFP	- Pin Name	Circuit Type*	Status/function at reset	Description
	SEG46			A segment output terminal of the LCD controller/driver.
	P52			General purpose input/output port.
27	TIN2	E		External clock input pin of reload timer channel 2. It is effective when permitting the external clock input.
	PPG0			PPG timer (ch0) output pin.
	SEG47	_		A segment output terminal of the LCD controller/driver.
28	P53	E		General purpose input/output port.
	PPG1			PPG (ch1) timer output pin.
29	SIO	G		Serial data input pin of UART channel 0. This pin may be used at any time during UART channel 0 in receiving mode, so do not use it as other pin function.
	P54		Port input (High-Z)	General purpose input/output port.
30	SC0	G		Serial clock input/output pin of UART channel 0. It is effective when permitting the serial clock output of UART channel 0.
	P55			General purpose input/output port.
31	31 SO0 G			Serial data output pin of UART channel 0. It is effective when permitting the serial clock output of UART channel 0.
	P56			General purpose input/output port.
33	33 SI1 G			Serial data input pin of UART channel 1. This pin may be used at any time during UART channel 1 in receiving mode, so do not use it as other pin function.
	P57			General purpose input/output port.
34	P76	G		General purpose input/output port.
36 to 40	AN0 to 36 to 40 AN4 I			Analog input pin channel 0 to channel 4 of A/D converter. Enabled when analog input setting is " enabled "(set by ADER).
	P60 to P64			General purpose input/output port.

^{* :} For the circuit type, see section "■ I/O CIRCUIT TYPE".


Pin No.	Pin Name	Circuit	Status/function	Description	
QFP	7 FIII Name	Type*	at reset	Description	
	AN5 to AN7			Analog input pin channel 5 to channel 7 of A/D converter. Enabled when analog input setting is " enabled "(set by ADER).	
41 to 43	P65 to P67	I		General purpose input/output port.	
	INT0 to INT2		Analog input (High-Z)	Functions as an external interrupt ch0 to ch2 input pin.	
45	AN8	ı	(Figii-Z)	Analog input pin channel 8 of A/D converter. Enabled when analog input setting is " enabled "(set by ADER).	
	P70	-		General purpose input/output port.	
	INT3			Functions as an external interrupt ch3 input pin.	
	AN9	ı			Analog input pin channel 9 of A/D converter. Enabled when analog input setting is " enabled "(set by ADER).
46	P71			General purpose input/output port.	
	SC1			Serial clock input/output pin of UART channel 1. It is effective when permitting the serial clock output of UART channel 1.	
	AN10				Analog input pin channel 10 of A/D converter. Enabled when analog input setting is " enabled "(set by ADER).
47	P72	1	Port input	General purpose input/output port.	
	SO1		(High-Z)	Serial data output pin of serial I/O channel 1. Valid when serial data output of serial I/O channel 1 is enabled.	
	AN11			Analog input pin channel 11 of A/D converter. Enabled when analog input setting is " enabled "(set by ADER).	
48	P73	ı		General purpose input/output port.	
	SI2			Serial data input pin of serial I/O channel 2. This pin may be used at any time during serial I/O channel 2 in input mode, so do not use it as other pin function.	

^{* :} For the circuit type, see section "■ I/O CIRCUIT TYPE".

Pin No.	Din Nama	Circuit	Status/function	Description	
QFP	Pin Name	Type*	at reset	Description	
	SDA			Data input/output pin of I ² C Interface. This function is enabled when the operation of the I ² C interface is permitted. While the I ² C interface is running, the port must be set for input use.	
49	P74	Н		General purpose input/output port. (N-ch open drain)	
	SC2		Port input	Serial clock input pin of serial I/O channel 2. Valid when serial clock output of serial I/O channel 2 is enabled.	
	SCL		(High-Z)	Clock input/output pin of I ² C Interface. This function is enabled when the operation of the I ² C interface is permitted. While the I ² C interface is running, the port must be set for input use.	
50	P75	Н		General purpose input/output port. (N-ch open drain)	
	SO2			Serial data output pin of serial I/O channel 2. Valid when serial data output of serial I/O channel 2 is enabled.	
55 to 57	V0 to V2	J	LCD drive power	LCD controller/driver. Reference power terminals of LCD controller/driver.	
	P80 to P82		supply input	General purpose input/output port.	
59, 60	COM0, COM1	D	LCD COM output	A common output terminal of the LCD controller/driver.	
	P83, P84		Port input	General purpose input/output port.	
61, 62	COM2, COM3	E	(Hi-Z)	A common output terminal of the LCD controller/driver.	
32	AVCC	С		A/D converter exclusive power supply input pin.	
35	AVSS	С		A/D converter-exclusive GND power supply pin.	
58	V3	J	Power supply	LCD controller/driver Reference power terminals of LCD controller/driver.	
15, 65, 90	VCC			These are power supply input pins.	
16, 44, 66, 91	VSS			GND power supply pin.	

^{* :} For the circuit type, see section "■ I/O CIRCUIT TYPE".

■ I/O CIRCUIT TYPE



Туре	Circuit	Remarks
F	Input signal Standby control signal	 CMOS output (Heavy-current IoL =15 mA for LED drive) Hysteresis input (With input interception function at standby)
G	Pch Nch Input signal Standby control signal	CMOS output CMOS hysteresis input (With input interception function at standby) Note> Output of input/output port and built-in resource share one output buffer. Input of input/output port and built-in resource share one input buffer.
н	Nch Nout Nout Input signal Standby control signal	 Hysteresis input (With input interception function at standby) N-ch open drain output
I	Input signal Standby control signal A/D converter Analog input	CMOS output CMOS hysteresis input (With input interception function at standby) Analog input (If the bit of analog input enable register = 1, the analog input of A/D converter is enabled.) Note> Outp put of input/output port and built-in resource share one output buffer. Input of input/output port and built-in resource share one input buffer.

Туре	Circuit	Remarks
J	Pch Nch Input signal Standby control signal LCD drive power supply	CMOS output CMOS hysteresis input (With input interception function at standby) LCD drive power supply input
К	Reset input	CMOS hysteresis input with pull-up resistor.
L	Reset input	CMOS hysteresis input
М	Input	CMOS hysteresis input with pull-down resistor

■ HANDLING DEVICES

1. Preventing Latchup, Turning on Power Supply

Latchup may occur on CMOSICs under the following conditions:

- If a voltage higher than Vcc or lower than Vss is applied to input and output pins,
- A voltage higher than the rated voltage is applied between Vcc and Vss.
- If the AVcc power supply is turned on before the Vcc voltage.

Ensure that you apply a voltage to the analog power supply at the same time as Vcc or after you turn on the digital power supply (when you perform power-off, turn off the analog power supply first or at the same time as Vcc and the digital power supply).


When latchup occurs, power supply current increases rapidly and might thermally damage elements. When using CMOSICs, take great care to prevent the occurrence of latchup.

2. Treatment of unused pins

Leaving unused input pins open could cause malfunctions. They should be connected to pull-up or pull-down registor. If the A/D converter is not used, connect the pins under the following conditions: AVcc = Vcc and AVss = Vss.

3. About the attention when the external clock is used

Using external clock



4. Treatment of power supply pins (Vcc/Vss)

To prevent malfunctions of strobe signals due to the rise in the ground level, lower the level of unnecessary electro-magnetic emission, and prevent latchup, and conform to the total current rating in designing devices if multiple $V_{\rm CC}$ or $V_{\rm SS}$ pins exist. Pay attention to connect a power supply to $V_{\rm CC}$ and $V_{\rm SS}$ of MB90800 series device in a lowest-possible impedance. In addition, near pins of MB90800 series device, connecting a bypass capacitor is recommended at 0.1 μ F across $V_{\rm CC}$ and $V_{\rm SS}$.

5. Crystal oscillators circuit

Noise near the X0/X1 and X0A/X1A pin may cause the device to malfunction. Design a print circuit so that X0/X1 and X0A/X1A, a crystal oscillator (or a ceramic oscillator), and bypass capacitor to the ground become as close as possible to each other. Furthermore, avoid wires to crossing each other as much as possible. It is highly recommended that you should use a printed circuit board artwork because you can expect stable operations from it.

6. Caution on Operations during PLL Clock Mode

If the PLL clock mode is selected, the microcontroller attempt to be working with the self-oscillating circuit even when there is no external oscillator or external clock input is stopped. Performance of this operation, however, cannot be guaranteed. Performance of this operation, however, cannot be guaranteed.

7. Stabilization of Supply Power Supply

A sudden change in the supply voltage may cause the device to malfunction even within the V_{CC} supply voltage operating range. Therefore, the V_{CC} supply voltage should be stabilized. For reference, the supply voltage should be controlled so that V_{CC} ripple variations (peak- to-peak values) at commercial frequencies (50 MHz/60 Mhz) fall below 10% of the standard V_{CC} supply voltage and the coefficient of fluctuation does not exceed 0.1 V/ms at instantaneous power switching.

8. Note on Using the two-subsystem product as one-subsystem product


If you are using only one subsystem of the MB90800 series that come in one two-subsystem product, use it with X0A = VSS and X1A = OPEN.

9. Write to FLASH


Ensure that you must write to FLASH at the operating voltage Vcc = 3.13 V to 3.6 V.

Ensure that you must normal write to FLASH at the operating voltage Vcc = 3.0 V to 3.6 V.

■ BLOCK DIAGRAM



■ MEMORY MAP



Part number	Address #1	Address #2
MB90803	0010FFн	FE0000н
MB90F804	0040FFн	FC0000н
MB90V800	0070FFн	F80000 _H *

^{* :} ROM is not built into V products.

I must think ROM decipherment region on the tool side.

Memory Map of MB90800 Series

Notes: • When the ROM mirror function register has been set, the mirror image data at higher addresses ("FF4000H to FFFFFH") of bank FF is visible from the higher addresses ("008000H to 00FFFFH") of bank 00.


• For setting of the ROM mirror function, see "■ PERIPHERAL RESOURCE 17. ROM Mirror Function Selection Module".

Reference:


- The ROM mirror function is for using the C compiler small model.
- The lower 16-bit addresses of bank FF are equivalent to those of bank 00. Note that because the ROM area of bank FF exceeds
 - 32 K bytes, all data in the ROM area cannot be shown in mirror image in bank 00.
- When the C compiler small model is used, the data table mirror image can be shown at " 008000H to 00FFFFH " by storing the data table at " FF8000H to FFFFFH. Therefore, data tables in the ROM area can be referenced without declaring the far addressing with the pointer.

■ F²MC-16L CPUProgramming model


• Dedicated Registers



· General purpose registers



Processor status



■ I/O MAP

Address	Register abbreviation	Register	Read/ Write	Resource name	Initial Value	
000000н	PDR0	Port 0 data register	R/W	Port 0	XXXXXXXXB	
000001н	PDR1	Port 1 data register	R/W	Port 1	XXXXXXXXB	
000002н	PDR2	Port 2 data register	R/W	Port 2	XXXXXXXXB	
000003н	PDR3	Port 3 data register	R/W	Port 3	XXXXXXXX	
000004н	PDR4	Port 4 data register	R/W	Port 4	XXXXXXXXB	
000005н	PDR5	Port 5 data register	R/W	Port 5	XXXXXXXXB	
000006н	PDR6	Port 6 data register	R/W	Port 6	XXXXXXXXB	
000007н	PDR7	Port 7 data register	R/W	Port 7	- XXXXXXXB	
000008н	PDR8	Port 8 data register	R/W	Port 8	XXXXXB	
000009н	PDR9	Port 9 data register	R/W	Port 9	XX _B	
00000Aн to 00000Fн		Prohib	ited			
000010н	DDR0	Port 0 direction register	R/W	Port 0	00000000	
000011н	DDR1	Port 1 direction register	R/W	Port 1	00000000	
000012н	DDR2	Port 2 direction register	R/W	Port 2	00000000	
000013н	DDR3	Port 3 direction register	R/W	Port 3	00000000	
000014н	DDR4	Port 4 direction register	R/W	Port 4	00000000	
000015н	DDR5	Port 5 direction register	R/W	Port 5	00000000	
000016н	DDR6	Port 6 direction register	R/W	Port 6	00000000	
000017н	DDR7	Port 7 direction register	R/W	Port 7	- 0 0 0 0 0 0 0в	
000018н	DDR8	Port 8 direction register	R/W	Port 8	00000В	
000019н	DDR9	Port 9 direction register	R/W	Port 9	0 Ов	
00001Aн to 00001Dн		Prohib	ited			
00001Ен	ADER0	Analog input enable 0	R/W	Port 6, A/D	1111111 _B	
00001Fн	ADER1	Analog input enable 1	R/W	Port 7, A/D	1111В	
000020н	SMR0	Mode Register ch0	R/W		0 0 0 0 0 - 0 Ов	
000021н	SCR0	Control register ch0	R/W		00000100в	
000022н	S1DR0/ SODR0	Input/output data register ch0	R/W	UART0	XXXXXXXXB	
000023н	SSR0	Status register ch0	R/W		0 0 0 0 10 0 0в	
000024н		Prohib	ited.			
000025н	CDCR0	Communication prescaler control register ch0	R/W	Prescaler 0	000000в	
000026н to 000027н	Prohibited					

Address	Register abbreviation	Register	Read/ Write	Resource name	Initial Value
000028н	SMR1	Mode Register ch1	R/W		0 0 0 0 0 - 0 Ов
000029н	SCR1	Control register ch1	R/W		00000100в
00002Ан	SIDR1/ SODR1	Input/output data register ch1	R/W	UART1	XXXXXXXXB
00002Вн	SSR1	Status register ch1	R/W		00001000в
00002Сн		Prohibite	ed		
00002Дн	CDCR1	Communication prescaler control register ch1	R/W	Prescaler 1	0 0 0 0 0 0в
00002Ен		Prohibite			
00002Fн		Pronibile	eu		
000030н	ENIR	External interrupt enable	R/W		ООООВ
000031н	EIRR	External interrupt request	R/W	External interrupt	XXXXXXXX
000032н	ELVR	External interrupt level (lower)	R/W		00000000
000033н		Prohibite	ed	1	
000034н	ADCS0	A/D control status register (lower)	R/W		00в
000035н	ADCS1	A/D control status register (upper)	R/W	A /D	00000000
000036н	ADCR0	A/D data register (lower)	R	A/D converter	XXXXXXXX
000037н	ADCR1	A/D data register (upper)	R/W		0 0 1 0 1 XXXв
000038н		Prohibite	ed	I	
000039н	ADMR	A/D conversion channel set register	R/W	A/D converter	0 0 0 0 0 0 0 0 _B
00003Ан	00010		D 444		XXXXXXXX
00003Вн	CPCLR	Compare clear register	R/W		XXXXXXXX
00003Сн	TODT	T. D	D 444	16-bit free-run timer	00000000
00003Дн	TCDT	Timer Data register	R/W		00000000
00003Ен	TCCSL	Timer control status register (lower)	R/W		00000000
00003Fн	TCCSH	Timer control status register (upper)	R/W		0 0 0 0 0 0в
000040н			•	1	
to		Prohibite	ed		
000043н		T	I	I	
000044н	IPCP0	Input Capture register 0			XXXXXXXXB
000045н			R	Innut Contura 0/4	XXXXXXXXB
000046н	IPCP1	Input Capture register 1		Input Capture 0/1	XXXXXXXXB
000047н	10004	Lead to a standard and a Offi	DAM		XXXXXXXXB
000048н	ICS01	Input capture control status 0/1	R/W		00000000
000049н		Prohibite	eu T	T	V/////////////////////////////////////
00004Ан	OCCP0	Output Compare register 0	R/W	Output compare 0	XXXXXXXXB
00004Вн				. ,	XXXXXXXXB
00004Сн	OCCP1	Output Compare register 1	R/W	Output compare 1	XXXXXXXXB
00004Dн					XXXXXXXXB (Continued)

Address	Register abbreviation	Register	Read/ Write	Resource name	Initial Value
00004Ен	OCSL	Output compare control status (lower)	R/W	Output Compare	0 0 0 0 0 Ов
00004Fн	OCSH	Output compare control status (upper)	R/W	0/1	ОООООВ
000050н	TMCSR0L	Timer control status register 0 (lower)	R/W		0 0 0 0 0 0 0 0в
000051н	TMCSR0H	Timer Control Status register 0 (upper)	R/W	16-bit reload	ООООВ
000052н	TMR0/	Timer register 0/Reload register 0	R/W	timer 0	XXXXXXXXB
000053н	TMRLR0	Timer register o/reload register o	IX/VV		XXXXXXXXB
000054н	TMCSR1L	Timer control status register 1 (lower)	R/W		0 0 0 0 0 0 0 0в
000055н	TMCSR1H	Timer control status register 1 (upper)	R/W	Reload timer 1	ООООВ
000056н	TMR1/	Timer register 1/Reload register 1	R/W	Neload timer i	XXXXXXXXB
000057н	TMRLR1	Timer register T/Neload register 1	IX/ VV		XXXXXXXXB
000058н	TMCSR2L	Timer control status register 2 (lower)	R/W		0 0 0 0 0 0 0 0в
000059н	TMCSR2H	Timer control status register 2 (upper)	R/W	Reload timer 2	ООООВ
00005Ан	TMR2/	Timer register 2/Reload register 2	R/W	Reload tiller 2	XXXXXXXXB
00005Вн	TMRLR2	Timer register 2/Neload register 2	IX/ V V		XXXXXXXXB
00005Сн	LCRL	LCDC control register (lower)	R/W	LOD soutrollou/	00010000в
00005Dн	LCRH	LCDC control register (upper)	R/W	LCD controller/ driver	0 0 0 0 0 0 0 0 0в
00005Ен	LCRR	LCDC range register	R/W	divei	0 0 0 0 0 0 0 0в
00005Fн		Prohibite	d		
000060н	SMCS0	Serial mode control status register	R/W	SIO	ООООВ
000061н	SIVICSU	(ch2)	IX/ V V	(Extended Serial	0000010в
000062н	SDR0	Serial Data Register (ch2)	R/W	I/O)	XXXXXXXXB
000063н	SDCR0	Control register of clock dividing frequency (ch2)	R/W	Communication prescaler (SIO)	0 0 0 0 0в
000064н	SMCS1	Serial mode control status register	R/W	SIO	ООООВ
000065н	GIVICOT	(ch3)	17,44	(Extended Serial	0000010в
000066н	SDR1	Serial Data Register (ch3)	R/W	I/O)	XXXXXXXXB
000067н	SDCR1	Control register of clock dividing frequency (ch3)	R/W	Communication prescaler (SIO)	0 0 0 0 0в
000068н		Prohibite	Ч		
000069н		Fiornisite	u		
00006Ан	IBSR	I ² C bus status register	R		0 0 0 0 0 0 0 0в
00006Вн	IBCR	I ² C bus control register	R/W		0 0 0 0 0 0 0 0 В
00006Сн	ICCR	I ² C bus clock selection register	R/W	I ² C	0XXXXXB
00006Dн	IADR	I ² C bus address register	R/W		- XXXXXXXB
00006Ен	IDAR	I ² C bus data register	R/W		XXXXXXXXB
00006Fн	ROMM	ROM mirror	W	ROM mirror	XXXXXXX1 _B

Address	Register abbreviation	Register	Read/ Write	Resource name	Initial Value							
000070н	PDCRL0	PPG0 down counter register	R		11111111							
000071н	PDCRH0	FFG0 down counter register	11111111									
000072н	PCSRL0	PPC0 avalo set register	PPG0 cycle set register W									
000073н	PCSRH0	FFG0 cycle set register	16 bit									
000074н	PDUTL0	PPG0 duty setting register	W	PPG0	XXXXXXXXB							
000075н	PDUTH0	FFG0 daty setting register	VV		XXXXXXXXB							
000076н	PCNTL0	PPG0 control status register	PPG0 control status register R/W									
000077н	PCNTH0	FFG0 Control status register	000000-в									
000078н	PDCRL1	DDC1 down counter register	11111111									
000079н	PDCRH1	PPG1 down counter register	11111111									
00007Ан	PCSRL1	DDC1 avale act register	1	XXXXXXXX								
00007Вн	PCSRH1	PPG1 cycle set register	W	16 bit	XXXXXXXXB							
00007Сн	PDUTL1	DDC1 duty actting register	W	PPG1	XXXXXXXXB							
00007Dн	PDUTH1	PPG1 duty setting register	VV		XXXXXXXX							
00007Ен	PCNTL1	DDC1 control atotus register	000000									
00007Fн	PCNTH1	PPG1 control status register	000000-в									
000080н			-									
to 000095н		(Reserved)										
000095н		Prohibite	2d									
000090н		(Reserve										
000037н		(NOSCIVE	,u)									
to 00009DH		Prohibite	ed									
00009Ен	PACSR	ROM correction control register	R/W	ROM Correction	0 0 0 0 0 0 0 0в							
00009Fн	DIRR	Delayed interrupt/release	R/W	Delayed interrupt	Ов							
0000А0н	LPMCR	Low power consumption mode	R/W	Low power	00011000в							
0000А1н	CKSCR	Clock selector	R/W	consumption control circuit	11111100в							
0000А2н												
to 0000A7н		Prohibite	∋d									
0000А8н	WDTC	Watchdog control	R/W	Watchdog timer	XXXXX 1 1 1в							
0000А9н	TBTC	Time-base timer control register	R/W	Time-base timer	1 0 0 1 0 0в							
0000ААн	WTC	Watch timer control register	R/W	Watch timer (Sub clock)	1 ХО 1 1 О О Ов							
0000ABн to 0000ADн		Prohibite	ed									

(Continued)

Address	Register abbreviation	Register	Read/ Write	Resource name	Initial Value
0000АЕн	FMCS	Flash control register	R/W	Flash I/F	000Х0000в
0000АГн	TMCS	Timer clock output control register	R/W	Timer clock devide	XXXXX 0 0 0 _B
0000В0н	ICR00	Interrupt control register 00	R/W		00000111в
0000В1н	ICR01	Interrupt control register 01	R/W		00000111в
0000В2н	ICR02	Interrupt control register 02	R/W		00000111в
0000ВЗн	ICR03	Interrupt control register 03	nterrupt control register 03 R/W		00000111в
0000В4н	ICR04	Interrupt control register 04	R/W		00000111в
0000В5н	ICR05	Interrupt control register 05	R/W		00000111в
0000В6н	ICR06	Interrupt control register 06	R/W		00000111в
0000В7н	ICR07	Interrupt control register 07	R/W	Interrupt	00000111в
0000В8н	ICR08	Interrupt control register 08	R/W	controller	00000111в
0000В9н	ICR09	Interrupt control register 09	upt control register 09 R/W		00000111в
0000ВАн	ICR10	Interrupt control register 10	R/W		00000111в
0000ВВн	ICR11	Interrupt control register 11	R/W		00000111в
0000ВСн	ICR12	Interrupt control register 12	R/W		00000111в
0000ВDн	ICR13	Interrupt control register 13	R/W		00000111в
0000ВЕн	ICR14	Interrupt control register 14	R/W		00000111в
0000ВFн	ICR15	Interrupt control register 15	R/W		00000111в
001FF0н			R/W		XXXXXXXXB
001FF1н	PADR0	Program address detection register 0	R/W		XXXXXXXXB
001FF2н			R/W	Address matching	XXXXXXXXB
001FF3н			R/W	detection function	XXXXXXXXB
001FF4н	PADR1	Program address detection register 1	R/W		XXXXXXXXB
001FF5н			R/W		XXXXXXXXB
007900н to 007917н	VRAM	LCD display RAM	R/W	LCD controller/ driver	XXXXXXXXB

• Read/Write

R/W Readable and Writable

- R Read only
- W Write only
- Initial values
 - 0 Initial Value is "0".
 - 1 Initial Value is "1".
 - X Initial Value is Indeterminate.

■ INTERRUPT SOURCES, INTERRUPT VECTORS AND INTERRUPT CONTROL REGISTERS

Interrupt course	El ² OS	Int	errupt	vector	Interrupt of	Priority	
Interrupt source	readiness	Num	ber*	Address	ICR	Address	Priority
Reset	×	#08	08н	FFFFDCH	_	_	High
INT 9 instruction	×	#09	09н	FFFFD8 _H	_	_	A
Exceptional treatment	×	#10	0Ан	FFFFD4 _H	_	_	1 [
DTP/External interrupt ch0	0	#11	0Вн	FFFFD0 _H	ICR00	0000В0н	
DTP/External interrupt ch1	0	#13	0Дн	FFFFC8 _H	ICR01	0000В1н	
Serial I/O ch2	×	#15	0Гн	FFFFC0 _H	ICR02	0000В2н	
DTP/External interrupt ch2/3	0	#16	10н	FFFFBCH	ICRUZ	0000BZH	
Serial I/O ch3	×	#17	11н	FFFFB8 _H	ICR03	0000ВЗн	
16-bit free-run timer	0	#18	12н	FFFFB4 _H	ICKUS	0000B3H	
Watch timer	×	#19	13н	FFFFB0 _H	ICR04	0000В4н	
16-Bit Reload Timer ch2	0	#21	15н	FFFFA8 _H	ICR05	0000В5н	
16-Bit Reload Timer ch0	Δ	#23	17н	FFFFA0 _H	ICR06	0000В6н]
16-Bit Reload Timer ch1	Δ	#24	18н	FFFF9C _H	ICKUU	ООООБОН	
Input capture ch0	Δ	#25	19н	FFFF98 _H	ICR07	0000В7н]
Input capture ch1	Δ	#26	1Ан	FFFF94 _H	ICKUI	0000Б7н	
PPG timer ch0 counter-borrow	0	#27	1Вн	FFFF90 _H	ICR08	0000В8н]
Output compare match	0	#29	1Dн	FFFF88 _H	ICR09	0000В9н]
PPG timer ch1 counter-borrow	0	#31	1Fн	FFFF80 _H	ICR10	0000ВАн]
Time-base timer	×	#33	21н	FFFF78 _H	ICR11	0000ВВн]
UART0 reception end	0	#35	23н	FFFF70 _H	ICR12	0000ВСн]
UART0 transmission end	Δ	#36	24н	FFFF6C _H	ICKIZ	0000BCH	
A/D converter conversion termination	0	#37	25н	FFFF68 _H	ICR13	0000ВДн]
I ² C Interface	×	#38	26н	FFFF64 _H	ICKIS	UUUUDDH	
UART1 : Reception	0	#39	27н	FFFF60 _H	ICR14	0000ВЕн]
UART1 : Transmission	Δ	#40	28н	FFFF5C _H	101(14	UUUUDEH	
Flash memory status	×	#41	29н	FFFF58 _H	ICR15	0000ВFн	▼
Delayed interrupt output module	×	#42	2Ан	FFFF54 _H	IOICIO	UUUUDFH	Low

○ : Available

× : Unavailable

△ : Available when a cause of interrupt sharing a same ICR is not used.

- *: When interrupts of the same level are output at the same time, the interrupt with the smallest interrupt vector number has the priority.
 - When there are two interrupt causes in the same interrupt control register (ICR) and use of IIOS is enabled, IIOS is started upon detection of one of the interrupt causes. As interrupts other than the start cause are masked during IIOS start, masking one of the interrupt requests is recommended when using IIOS.
 - For a resource that has two interrupt causes in the same interrupt control register (ICR), the interrupt flag is cleared by an IIOS interrupt clear signal.

■ PERIPHERAL RESOURCES

1. I/O port

The I/O ports function to output data from the CPU to I/O pins via their port data register (PDR) and send signals input to I/O pins to the CPU. In addition, the port can randomly set the direction of the input/output of the I/O pin in bit by the port direction register (DDR).

The MB90800 series has 68 (70 ports when the subclock is not used) input/output pins. Port0 to port8 (port0 to port9 when the subclock is not used) are input/output port.

(1) Port data register

PDR0 Address: 000000h	7 P07	6 P06	5 P05	4 P04	3 P03	2 P02	1 P01	0 P00	Initial Value Indeterminate	Access R/W*
PDR1	15	14	13	12	11	10	9	8	macterminate	1000
Address : 000001н	P17	P16	P15	P14	P13	P12	P11	P10	Indeterminate	R/W*
PDR2	7	6	5	4	3	2	1	0		
Address : 000002 _H	P27	P26	P25	P24	P23	P22	P21	P20	Indeterminate	R/W*
PDR3	15	14	13	12	11	10	9	8	Ladatanastaata	D 44/*
Address : 000003н	P37	P36	P35	P34	P33	P32	P31	P30	Indeterminate	R/W*
PDR4 Address : 000004 _H	7 P47	6	5	4	3	2	1	0 P40	Indeterminate	R/W*
PDR5	P47	P46	P45	P44	P43	P42	P41	P40	macterminate	10,00
Address : 000005 _H	15 P57	14 P56	13 P55	12 P54	11 P53	10 P52	9 P51	8 P50	Indeterminate	R/W*
PDR6	7	6	5	4	3	2	1	0		
Address : 000006н	P67	P66	P65	P64	P63	P62	P61	P60	Indeterminate	R/W*
PDR7	15	14	13	12	11	10	9	8		
Address : 000007н	_	P76	P75	P74	P73	P72	P71	P70	Indeterminate	R/W*
PDR8	7	6	5	4	3	2	1	0		
Address : 000008H		_	_	P84	P83	P82	P81	P80	Indeterminate	R/W*
PDR9 Address : 000009 _H	15	14	13	12	11	10	9	8	Indeterminate	R/W*
Add 633 . 000003H		_	_	_	_	_	P91	P90	mueterminate	IX/VV

When reading: Read the corresponding pin level.
When writing: Write into the latch for the input/output.

• Output mode

When reading: Read the value of the data register latch.

When writing: Write into the corresponding pin.

(2) Port direction register

(2) i dit direction regit	,,,,,									
DDR0	7	6	5	4	3	2	1	0	Initial Value	Access
Address: 000010 _H	D07	D06	D05	D04	D03	D02	D01	D 00	0000000В	R/W
DDR1	15	14	13	12	11	10	9	8		
Address : 000011н	D17	D16	D15	D14	D13	D12	D11	D10	0000000В	R/W
DDR2	7	6	5	4	3	2	1	0		
Address : 000012H	D27	D26	D25	D24	D23	D22	D21	D20	0000000В	R/W
DDR3	45	4.4	40	40	44	40				
Address : 000013н	15 D37	14 D36	13 D35	12 D34	11 D33	10 D32	9 D31	8 D30	0000000	R/W
DDR4										
Address : 000014 _H	7 D47	6 D46	5 D45	4 D44	3 D43	2 D42	1 D41	0 D40	00000000в	R/W
DDR5		D40	D43	D44	D43	D42	D41	D40		
Address : 000015 _H	15	14	13	12	11	10	9	8	00000000в	R/W
	D57	D56	D55	D54	D53	D52	D51	D50	ОООООООВ	F/VV
DDR6	7	6	5	4	3	2	1	0		
Address: 000016H	D67	D66	D65	D64	D63	D62	D61	D60	0000000В	R/W
DDR7	15	14	13	12	11	10	9	8		
Address: 000017 _H		D76	D75	D74	D73	D72	D71	D70	- 000000В	R/W
DDR8	7	6	5	4	3	2	1	0		
Address: 000018 _H	<u> </u>	_		D84	D83	D82	D81	D80	00000в	R/W
DDR9	45	4.4	40	40	44	40				
Address : 000019н	15	14	13	12	11	10	9 D91	8 D90	00в	R/W
							501			

[•] When each terminal functions as a port, each correspondent pin are controlled to following;

Note: When accessing this register by using the instruction of the read modify write system (instructions such as bit set) is mode, the bit targeted by an instruction becomes the defined value, while the content of the output register set with the other. Therefore, be sure to write an expected value into PDR firstly, and then set DDR and finally change to the output when changing the input pin to the output pin is made.

^{0:} Input mode

^{1 :} Output mode This bit becomes "0" after a reset.

(3) Analog Input Enable register

ADER0 Address : 00001E _H	7	6	5	4	3	2	11	0	Initial Value	Access R/W
Address . 0000 TEH	ADE7	ADE6	ADE5	ADE4	ADE3	ADE2	ADE1	ADE0	TITITITI	IX/ V V
ADER1	15	14	13	12	11	10	9	8		
Address : 00001F _H	_	_	1	_	ADE11	ADE10	ADE9	ADE8	1111в	R/W

Control each pin of Port 6 as follows.

0 : Port input/output mode.

1 : Analog input mode. This bit becomes "1" after a reset.

2. UART

UART is a serial I/O port for asynchronous (start-stop synchronization) communication or CLK synchronous communications.


- With full-duplex double buffer
- Clock asynchronous (start-stop synchronization) , CLK synchronous communications (no start-bit/stop-bit) can be used.
- Supports multi-processor mode
- Built-in dedicated baud rate generator

Asynchronous : 120192/60096/30048/15024/781.25 K/390.625 Kbps CLK synchronous : 25 M/12.5 M/6.25 M/3.125 M/1.5627 M/781.25 Kbps

- Variable baud rate can be set by an external clock.
- 7-bits data length (only asynchronous normal mode) /8-bits length
- Master/slave type communication function (at multiprocessor mode): The communication between one (master) to n (slave) can be operating.
- Error detection functions(parity, framing, overrun)
- Transmission signal format is NRZ

Initial Value

(1) Register list



Communication prescaler control register (CDCR)													
	15	14	13	12	11	10	9	8					
Address : 000025 н 00002Dн	MD	URST	_	_	Reserved	DIV2	DIV1	DIV0					
00002DH	(R/W) (0)	(R/W) (0)	(—) (—)	(—) (—)	(R/W) (0)	(R/W) (0)	(R/W) (0)	(R/W) (0)	Initial Value				


(0)

(1)

(0)

(0)

(0)





3. I²C Interface

I²C interface is the serial input/output port that support Inter IC BUS and functions as the master/slave device on the I2C bus. MB90800 series have 1 channel of the built-in I2C interface.

It has the features of I²C interface below.

- · Master/slave sending and receiving
- · Arbitration function
- Clock synchronization function
- Slave address and general call address detection function
- · Detecting transmitting direction function
- Repeat generating and detecting function of the start conditions
- · Bus error detection function
- The forwarding rate can be supported to 100 Kbps.






4. Extended I/O serial interface


The extended I/O serial interface is a serial I/O interface that can transfer data through the adoption of 8 bit \times 2 channel configured clock synchronization scheme. The extended I/O serial interface also has two alternatives in data transfer called LSB first and MSB sirst.

The serial I/O interface operates in two modes:

- Internal shift clock mode: Transfer data in sync with the internal clock.
- External shift clock mode: Transfers data in sync with the clock input through an external pin (SCK). In this mode, transfer operation performed by the CPU instruction is also available by operating the general-use port sharing an external pin (SCK).

(1) Register list





5. 8/10-bit A/D converter

A/D converter converts an analog input voltage into digital value. The feature of A/D converter is shown as follows.

• conversion time : 3.1 μs minimum per 1 channel

(78 machine cycle/at machine clock 25 MHz/including the sampling time)

• Sampling time: 2.0 μs minimum per 1channel

(50 machine cycle/at machine clock 25 MHz)

- Uses RC-type successive approximation conversion method with a sample & hold circuit
- 8-bit resolution or 10-bit resolution can be select.
- 12 channel program-selectable analog inputs.

Single conversion mode : Convert 1 specified channel

Scan conversion mode : Continuous plural channels (maximum 12 channels can be programmed) are

converted.

Continuous conversion mode: Selected channel converted continuously.

Stop conversion time : Perform conversion for one channel, then wait for the next activation trigger

(synchronizes the conversion start timing)


• El²OS can be activated by outputting the interrupt request when the A/D conversion completes.

• If the A/D conversion is performed under the condition of the interrupt enable, the converting data will be protected.

• Selectable conversion activation trigger: Software, or reload timer (rising edge)

(1) Register list

Register list									
ADCS1, ADCS0 (Contro	l status	register	·)						
ADCS0	7	6	5	4	3	2	1	0	
Address: 000034H	MD1	MD0	_	_	_	_	_	_	1-20-177-1
	0 R/W	0 R/W	_	_	_	_	_		←Initial Value ←bit
ADCS1 bit	15	14	13	12	11	10	9	8	
Address : 000035H	BUSY	INT	INTE	PAUS	STS1	STS0	STRT	Reserved	1.26.177.1
	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 W	0 R/W	←Initial Value ←bit
ADCR1, ADCR0 (data re	egister)								
ADCR0 bit	7	6	5	4	3	2	1	0	
Address : 000036н	D7	D6	D5	D4	D3	D2	D1	D0	Initial Value
	X R	X R	X R	X R	X R	X R	X R	X R	←Initial Value ←bit
ADCR1 bit	15	14	13	12	11	10	9	8	
Address : 000037H	S10	ST1	ST0	CT1	CT0		D9	D8	Laitial Malus
	0 W	0 W	1 W	0 W	1 W	_	X R	X R	←Initial Value ←bit



6. 16 bits PPG

The PPG timer consists of the prescaler, one 16-bit down-counter, one 16-bit data register with a cycle setting buffer, a 16-bit compare register with a duty setting buffer, and the pin control unit.

The PPG timer can output pulses synchronized to the software trigger.

The period and duty of the output pulse can be changed freely by updating two 16-bit register values.

• PWM function

The PPG timer can output pulses programmably by updating the values of the registers described above in synchronization to the trigger.

Can also be used as a D/A converter by an external circuit.

· Single shot function

By detecting an edge of the trigger input, a single pulse can be output.

• 16-bit down counter

The counter operation clock comes from eight kinds optional. There are eight kinds of internal clocks.

 $(\phi, \phi 2, \phi 4, \phi 8, \phi 16, \phi 32, \phi 64, \phi 128) \phi$: machine clock

The counter is initialized to "FFFFH" at a reset or counter borrow.


Interrupt request

The PPG timer generates an interrupt request when:

Timer start-up/counter borrow occurs (cycle match) /duty match occurs/counter borrow occurs (cycle match) , or duty match occurs.

(1) Register list


000077	15	14	13	12	11	10	9	8	
000077н 00007Fн	CNTE	STGR	MDSE	RTRG	CSK2	CSK1	CSK0	PGMS	
000071 н	(R/W) (0)	(R/W) (0)	(R/W) (0)	(R/W) (0)	(R/W) (0)	(R/W) (0)	(R/W)	(R/W) (X)	Read/Write Initial Value
PCNTL (PCN	TL0/1 C	ontrol S	tatus re	gister)					
000076н	7	6	5	4	3	2	1	0	
000076н		_	IREN	IRQF	IRS1	IRS0	POEN	OSEL	
	(—) (—)	(—) (—)	(R/W) (0)	(R/W) (0)	(R/W) (0)	(R/W) (0)	(R/W) (0)	(R/W) (0)	Read/Write Initial Value
PDCRH (PDC	RH0/1 F	PPG Do	wn Cou	nter Re	gister)				
000071н	15	14	13	12	11	10	9	8	
000071н	DC15	DC14	DC13	DC12	DC11	DC10	DC09	DC08	
	(R) (1)	Read/Write Initial Value							
PDCRL (PDC	RL0/1 P	PG Dov	vn Cour	nter Reg	ister)				
000070н	7	6	5	4	3	2	1	0	
000078н	DC07	DC06	DC05	DC04	DC03	DC02	DC01	DC00	
	(R) (1)	Read/Write Initial Value							
PCSRH (PCS	RH0/1 F	PPG cyc	le set re	egister)					
000073н	15	14	13	12	11	10	9	8	Read/Write
00007Вн	CS15	CS14	CS13	CS12	CS11	CS10	CS09	CS08	Initial Value
	(W) (X)	(W) (X)	(W) (X)						
PCSRL (PCS	RH0/1 P	PPG cyc	le set re	gister)					
000072н	7	6	5	4	3	2	1	0	
00007Ан	CS07	CS06	CS05	CS04	CS03	CS02	CS01	CS00	
	(W) (X)	(W) (X)	(W) (X)	Read/Write Initial Value					
PDUTH (PDU	TH0/1 F	PPG duty	y set re	gister)					
000075н	15	14	13	12	11	10	9	8	
00007Dн	DU15	DU14	DU13	DU12	DU11	DU10	DU09	DU08	
	(W) (X)	(W) (X)	Read/Write Initial Value						
PDUTL (PDU	TL0/1 P	PG duty	set reg	ister)					
000074н	7	6	5	4	3	2	1	0	
00007Сн	DU07	DU06	DU05	DU04	DU03	DU02	DU01	DU00	
	(W) (X)	(W) (X)	(W) (X)	(W) (X)	(W) (X)	(W) (X)	(W) (X)	(W) (X)	Read/Write Initial Value




7. Delay interrupt generator module

The delayed interrupt generation module outputs an interrupt request for task switching. When the delayed interrupt generation module is used, software is allowed to output and clear task switching interrupts for the MB90800 Series CPU.

(1) Register list







8. DTP/External interrupt

DTP (Data Transfer Peripheral)/External interrupt circuit detects the interrupt request input from the external interrupt input terminal, and outputs the interrupt request.

(1) Register list






9. 16-bit input/output timer

The 16-bit I/O timer consists of one 16-bit free-run timer, two output compare and two input capture modules. This function enables six independent waveforms to be output based on the 16-bit free-run timer, and input pulse widths and external clock frequencies to be measured.

Register list							
• 16-bit free-run timer							
15		(0				
00003В/3Ан	CPCLR		Compare clear register				
00003D/3Cн	TCDT		Timer counter data register				
00003F/3Ен	00003F/3Eн TCCS						
• 16-bit Output Compare							
00004AH/00004BH/ 00004CH/00004DH	OCCP0 ~	OCCP1	Compare register				
00004Fн/00004Ен	OCSH	OCSL	Control status register				
• 16-bit Input Capture							
000044H/000045H/ 000046H/000047H	IPCP0,	IPCP1	Data register				
000048н	[ICS01	Control status register				




(1) 16-bit free-run timer

The 16-bit free-run timer consists of a 16-bit up-down counter and control status register.

Counter value of 16-bit free-run timer is available as base timer for input capture and output compare.

- Clock for the counter operation can be selected from eight types.
- The counter overflow interruption can be generated.
- Setting the mode enables initialization of the counter through compare-match operation with the value of the compare clear register in the output compare.

Compare clear register ((CPCLR)									
	15	14	13	12	11	10	9	8	Initial Value		
00003Вн	CL15	CL14	CL13	CL12	CL11	CL10	CL09	CL08	XXXXXXXX		
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)			
	7	6	5	4	3	2	1	0	Initial Value		
00003Ан	CL07	CL06	CL05	CL04	CL03	CL02	CL01	CL00	XXXXXXXXB		
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)			
Timer counter data register (TCDT)											
	15	14	13	12	11	10	9	8	Initial Value		
00003Dн	T15	T14	T13	T12	T11	T10	T09	T08	0000000В		
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)			
22222	7	6	5	4	3	2	1	0	Initial Value		
00003Сн	T07	T06	T05	T04	T03	T02	T01	T00	0000000В		
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)			
Timer counter control/sta	atus reg	ister (T0	CCS)								
	15	14	13	12	11	10	9	8	Initial Value		
00003Fн	ECKE	_	_	MSI2	MSI1	MSI0	ICLR	ICRE	000000в		
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)			
									Initial Value		
00003Ен	7	6	5	4	3	2	1	0	00000000B		
OOOOOLH	IVF	IVFE	STOP	MODE	SCLR	CLK2	CLK1	CLK0	30000000B		
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)			




(2) Output compare

The output compare consists of 16-bit compare registers, compare output pin part and a control register. It can reverse the output level for the pin and at the same time, generate an interrupt when the 16-bit free-run timer value matches a value set in one of the 16-bit compare registers of this module.

- It has a total of six compare registers that can operate independently. In addition, the output can be set to be controlled by using two compare registers.
- An interrupt can be set by a comparing match.

	15	14	13	12	11	10	9	8	Initial Value
00004Вн	OP15	OP14	OP13	OP12	OP11	OP10	OP09	OP08	0000000В
00004Dн	(R/W)								
	7	6	5	4	3	2	1	0	Initial Value
00004Aн	OP07	OP06	OP05	OP04	OP03	OP02	OP01	C00	0000000в
00004Сн	(R/W)								
Control register (OCSH)									
	15	14	13	12	11	10	9	8	Initial Value
00004Fн	_	_	_	CMOD	OTE1	OTE0	OTD1	OTD0	00000в
	(—)	(—)	(—)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	
Control register (OCSL)									
	7	6	5	4	3	2	1	0	Initial Value
00004Ен	IOP1	IOP0	IOE1	IOE0		_	CST1	CST0	000000в
	(R/W)	(R/W)	(R/W)	(R/W)	(—)	(—)	(R/W)	(R/W)	




(3) Input capture

This module has a function that detects a rising edge, falling edge or both edges and holds a value of the 16-bit free-run timer in a register at the time of detection. It can also generate an interrupt when detecting an edge.

The input capture consists of input capture and control registers. Each input capture has its corresponding external input pin.


- The detection edge of an external input can be selected from among three types. Rising edge/falling edge/both edges.
- It can generate an interrupt when it detects the valid edge of the external input.


· Register list Input capture data register (IPCP0, IPCP1) Initial Value 8 14 13 12 11 10 9 XXXXXXXXB 000045н CP15 CP14 CP13 CP12 CP11 CP10 CP09 CP08 000047н (R) (R) (R) (R) (R) (R) (R) (R) Initial Value 7 6 5 3 2 0 4 1 XXXXXXXXB 000044н CP07 CP06 CP05 CP04 CP03 CP02 CP01 CP00 000046н (R) (R) (R) (R) (R) (R) (R) (R) Control status register (ICS01) Initial Value 2 0 7 6 5 4 3 1 000048н 0000000B ICP1 ICP0 ICE1 ICE0 EG11 EG10 EG01 EG00 (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W)



10. 16-bit reload timer

The 16-bit reload timer provides two functions either one which can be selected, the internal clock the performs the count down by synchronizing with 3-type internal clocks and the event count mode that performs the count down by detecting the arbitration. This timer defines an underflow as a transition of the count value from 0000H to FFFF_H. Therefore, when the equation (counted value = reload register setting value+1) holds, an underflow occurs. Either mode can be selected for the count operation from the reload mode which repeats the count by reloading the count setting value at the underflow occurrence or the one-shot mode which stops the count at the underflow occurrence. The interrupt can be generated at the counter underflow occurrence so as to correspond to the DTC.







11. Watch timer

The watch timer is a 15-bit timer using the subclock. It can generate interval interrupts. The watch timer can also be used as the clock source of the watchdog timer by setting so.

(1) Register list







12. Watchdog timer

The watchdog timer is a 2-bit counter operating with an output of the timebase timer or watch timer and resets the CPU when the counter is not cleared for a preset period of time.

(1) Register list







13. Time-base timer

The time-base timer has a function that enables a selection of four interval times using 18-bit free-run counter (time-base counter) with synchronizing to the internal count clock (two division of original oscillation). Furthermore, the function of timer output of oscillation stabilization wait or function supplying operation clocks for watchdog timer are provided.

(1) Register list








14. Clock

The clock generator controls operation of the internal clock which is the operation clock for the CPU and peripheral devices. This internal clock is referred to as machine clock and its one cycle as machine cycle. In addition, the clock generated by original oscillation is referred to as oscillation clock and that by internal PLL oscillation as PLL clock.











15. Low power consumption mode


The MB90800 Series have the following CPU operation modes by selecting the operation clock and operating the control of the clock.

- Clock mode
 - (PLL clock mode, main clock mode and sub clock mode)
- CPU intermittent operation mode
 (PLL clock intermittent operation mode, main clock intermittent operation mode and subclock intermittent operation mode)
- Standby mode (Sleep mode, time base timer mode, stop mode and watch mode)

(1) Register list







16. Timer clock output


The timer clock output circuit divides the oscillation clock by the time-base timer and generates and outputs the set division clock. Selectable from 32/64/128/256 division of the oscillation clock.


The timer clock output circuit is inactive in reset or stop mode. Normally, it is active in run, sleep, or pseudo-timer mode.

	PLL_Run	Main_Run	Sleep	Pseudo clock	STOP	Reset
Operation status	0	0	0	0	×	×

Note: When the time-base timer is cleared while using the timer clock output circuit, the clock is not correctly output. For detail of the timebase timer's clear condition, see the section of timebase timer in Hardware Manual.

(1) Register list







17. ROM mirrorring function selection module

ROM mirrorring function selection module can select that FF bank where ROM is located look into 00 bank among the settings of the register.

(1) Register list



(2) Block diagram




Note: Do not access to this register in the middle of the operation of the address 008000H to 00FFFFH.

18. Interrupt controller


Interrupt control register is in the interrupt controller. The register corresponds to all I/O of interrupt function. The register has following functions;

- Setting of Interrupt level at correspondent peripheral circuit.
- (1) Register list (at writing)

Interrupt control register




Interrupt control register




(2)Register list (at reading)


Interrupt control register



Interrupt control register



Note: Do not access using the read modify write instruction because it causes a malfunction.



19. LCD controller/driver


The LCD controller/driver contains 24 × 8-bit display data memory and controls the LCD display with four common output lines and 48 segment output lines. Three duty outputs can be selected to directly drive the LCD panel (liquid crystal display).


- Contains an LCD driving voltage split resistor. Moreover, the external division resistance can be connected.
- A maximum of four common output lines (COM0 to COM3) and 48 segment output lines (SEG0 to SEG47) are available.
- Contains 24-byte display data memory (display RAM).
- For the duty, 1/2, 1/3, or 1/4 can be selected (restricted by bias setting).
- The LCD can directly be driven.

Bias	1/2 duty	1/3 duty	1/4 duty
1/2 bias	0	×	×
1/3 bias	×	0	0

○ : Recommended mode

× : Disable





■ ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

Parameter	Symbol	Rat	ting	Unit	Remarks
Farameter	Syllibol	Min	Max	Oilit	Remarks
Dower oupply voltage	Vcc	Vss - 0.3	Vss + 4.0	V	
Power supply voltage	AVcc	Vss - 0.3	Vss + 4.0	V	Vcc ≥ AVcc*1
		Vss - 0.3	Vss + 4.0	V	*2
Input voltage	Vı	Vss - 0.3	Vss + 6.0	V	N-ch O.D (5 V withstand voltagel/O)
Output voltage	Vo	Vss - 0.3	Vss + 4.0	V	*2
"L" level maximum output current	lOL11	_	10	mA	Other than P74, P75, P40 to P47*3
L level maximum odiput current	lol12	_	30	mA	P74, P75, P40 to P47 (Heavy-current output port) *3
"L" level average output current	lolav1	_	3	mA	Other than P74, P75, P40 to P47*4
L level average output current	lolav2	_	15	mA	P74, P75, P40 to P47 (Heavy-current output port) *4
"L" level maximum total output current	ΣΙοι	_	120	mA	
"L" level average total output current	Σ lolav	_	60	mA	*5
"H" level maximum output current	І ОН11	_	- 10	mA	Other than P74, P75, P40 to P47*3
Tr level maximum output current	І ОН12	_	- 12	mA	P40 to P47 (Heavy-current output port) *3
"H" level average output current	I онаv	_	- 3	mA	*4
"H" level maximum total output current	ΣІон	—	- 120	mA	
"H" level average total output current	Σ lohav	_	- 60	mA	*5
Power consumption	Pd	_	351	mW	
Operating temperature	TA	- 40	+ 85	°C	
Storage temperature	Tstg	- 55	+ 150	°C	

The Absolute Maximum Ratings is based on Vss = AVss = 0.0 V.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

^{*1 :} AV cc should not be exceeding V cc at power-on etc.

^{*2 :} V_I, V_O, should not exceed Vcc + 0.3 V.

^{*3 :} A peak value of an applicable one pin is specified as a maximum output current.

^{*4 :} An average current value of an applicable one pin within 100 ms is specified as an average output current. (Average value is found by multiplying operating current by operating rate.)

^{*5 :} An average current value of all pins within 100 ms is specified as an average total output current. (Average value is found by multiplying operating current by operating rate.)

2. Recommended Operating Conditions

Parameter	Symbol	Val	lue	Unit	Remarks			
Faranietei	Syllibol	Min	Max) iii	Nemarks			
Power supply voltage	Vcc	2.7	3.6	V	At normal operating			
Tower supply voltage	VCC	1.8	3.6	V	Stop operation state maintenance			
	VIH	0.7 Vcc	Vcc + 0.3	V	CMOS input pin			
"H" level input voltage	VIHS	0.8 Vcc	Vcc + 0.3	V	CMOS hysteresis input pin (Resisting pressure of 5 V is Vcc = 5.0 V)			
	Vінм	Vcc - 0.3	Vcc + 0.3	V	MD pin input			
	VıL	Vss - 0.3	0.3 Vcc	V	CMOS input pin			
"L" level input voltage	VILS	Vss - 0.3	0.2 Vcc	V	CMOS hysteresis input pin			
	VILM	Vss - 0.3	Vss + 0.3	V	MD pin input			
Operating temperature	TA	- 40	+ 85	°C				

The Recommended Operating Conditions is based on Vss = AVss = 0.0 V.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

3. DC Characteristics

(Vcc = AVcc = 3.3 V \pm 0.3 V, T_A = - 40 to + 85 °C)

			,			, , , , , , , , , , , , , , , , , , , 		
Parameter	Sym-	Pin name	Conditions		Value		Unit	Remarks
	bol	111111111111111111111111111111111111111		Min	Тур	Max	010	
"H" level output voltage	Vон	Output pins other than P40 to P47, P74, P75	Iон = - 4.0 mA	Vcc - 0.5	ı	Vcc	٧	
	V _{OH1}	P40 to P47	$I_{OH} = -8.0 \text{ mA}$	Vcc - 0.5		Vcc	٧	Heavy-current output port
"L" level output voltage	Vol	Output pins other than P40 to P47, P74, P75	loL = 4.0 mA	Vss	_	Vss + 0.4	V	
	V _{OL1}	P40 to P47	IoL = 15.0 mA	Vss	_	Vss + 0.6	V	Heavy-current output port
	V _{OL2}	P74, P75	loL = 15.0 mA	_	0.5	Vss + 0.8	V	Open-drain pin
Open-drain output application voltage	V _{D1}	P74, P75	_	Vss - 0.3	_	Vss + 5.5	V	
Input leak current	lι∟	All output pin	Vcc = 3.3 V, Vss < Vı < Vcc	- 10	_	10	μΑ	
Pull-up resistor	Rup	RST	Vcc = 3.3 V, $T_A = +25 °C$	25	50	100	kΩ	
Pull-down resistor	Roown	MD2	Vcc = 3.3 V, $T_A = +25 °C$	25	50	100	kΩ	Except FLASH products
Open drain output current	lleak	P74, P75	_	_	0.1	10	μΑ	

The DC Characteristics is based on $V_{SS} = AV_{SS} = 0.0 \text{ V}$.

(Continued)

(Vcc = AVcc = 3.3 V \pm 0.3 V, TA = - 40 to + 85 $^{\circ}C)$

Doromotor	Sym-	Din nama	Conditions		Value		I Imia	Domorko
Parameter	bol	Pin name	Conditions	Min	Тур	Max	Unit	Remarks
			Vcc = 3.3 V, Internal frequency 25 MHz At normal operating	_	48	60	mA	
	Icc		Vcc = 3.3 V, Internal frequency 25 MHz At Flash writing	_	60	75	mA	FLASH products
			Vcc = 3.3 V, Internal frequency 25 MHz At Flash erasing	l	60	75	mA	FLASH products
	Iccs		Vcc = 3.3 V, Internal frequency 25 MHz at sleep mode	1	22.5	30	mA	
Power supply	Ісстѕ	Vcc	Vcc = 3.3 V, Internal frequency 3 MHz at timer mode	_	0.75	7	mA	
current	Iccl		Vcc = 3.3 V, Internal frequency 8 kHz		15	140	μΑ	MASK products
	ICCL		at subclock operation, (T _A = + 25 °C)	_	0.5	0.9	mA	FLASH products
	Iccls		$V_{CC} = 3.3 \text{ V},$ Internal frequency 8 kHz at subclock sleep operation, $(T_A = +25 ^{\circ}\text{C})$		23	40	μΑ	
	Ісст		Vcc = 3.3 V, Internal frequency 8 kHz at watch mode (TA = + 25 °C)	_	1.8	40	μΑ	
	Іссн		At Stop mode, $(T_A = + 25 ^{\circ}C)$	_	0.8	40	μΑ	
		Vcc – V3	At LCR = 0 setting	100	200	400		
		Vcc – V3	At LCR = 1 setting	12.5	25	50		
LCD division resistance	RLCD	V0 – V1, V1 – V2, V2 – V3	At LCR = 0 setting	50	100	200	kΩ	*
		V0 - V1, V1 - V2, V2 - V3	At LCR = 1 setting	6.25	12.5	25		
COM0 to COM3 output impedance	Rvсом	COM0 to COM3	V1 to V3 = 3.3 V	_	_	2.5	kΩ	
SEG00 to SEG47 output impedance	Rvseg	SEG00 to SEG47	V 1 10 V3 – 3.3 V	_	_	15	kΩ	

The DC Characteristics is based on $V_{SS} = AV_{SS} = 0.0 \text{ V}$.

(Continued)

(Continued)

(Vcc = AVcc = 3.3 V
$$\pm$$
 0.3 V, T_A = $-$ 40 to + 85 °C)

Parameter	Sym-	Pin name	Conditions		Value		Unit	Remarks
Farameter	bol	Fill liame	Conditions	Min	Тур	Max	Oilit	Remarks
LCD leak current	ILCDC	V0 to V3, COM0 to COM3, SEG00 to SEG47		- 5		5	μА	

The DC Characteristics is based on $V_{SS} = AV_{SS} = 0.0 \text{ V}$.

^{*:} LCD internal diveded resistor can be select two type resistor by LCR (internal diveded resistor selecting bit) of LCRR (LCDC range register) .

4. AC Characteristics


(1) Clock timing


$$(Vcc = AVcc = 3.3 V \pm 0.3 V, Ta = -40 to + 85 °C)$$


Parameter	Sym	Pin name	Condi-		Value		Unit	Remarks	
Farameter	bol	r III IIaiiie	tions	Min	Тур	Max	Oilit	Kemarks	
	fсн	X0, X1		3	_	16	MHz	External crystal oscillation	
				3	—	25		At external clock*	
Clock from the state				4.5	—	25		Multiply by 1	
Clock frequency	fсн	X0, X1		4	—	12.5	MHz	Multiply by 2	
				4	—	8.33		Multiply by 3	
				4	—	6.25		Multiply by 4	
	fcL	X0A, X1A		_	32.768		kHz		
Clock cycle time	t HCYL	X0, X1		40	_	333	ns		
Clock cycle time	t LCYL	X0A, X1A		_	30.5		μs		
Input clock pulse width	Pwh PwL	X0		5	_		ns	Set Duty ratio 50% ± 3%	
input clock pulse width	Pwlh Pwll	X0A			15.2		μs	Set duty ratio at 30% to 70% as a guideline.	
Input clock rise time and fall time	tcr tcf	X0			_	5	ns	At external clock	
Internal operating clock frequency	fср	_		1.5	_	25	MHz	When main clock is used	
lirequericy	f _{CP1}			_	8.192	_	kHz	When sub clock is used	
Internal operating clock cycle time	t cp	_		40	_	666	ns	When main clock is used	
	t _{CP1}			_	122.1		μs	When sub clock is used	

The Clock timing is based on Vss = AVss = 0.0 V.


^{*:} When selecting the PLL clock, the range of clock frequency is limited. Use this product within range as mentioned in "Base oscillator frequency vs. Internal operating clock frequency".












(2) Reset input timing

$$(Vcc = AVcc = 3.3 V \pm 0.3 V, Ta = -40 to + 85 °C)$$

Parameter	Sym-	Pin name	Condi-	Value		Unit	Remarks	
raiailletei	bol	Fili lialile	tions	Min	Max	Oilit	Remarks	
Reset input time	toor	RST		500	_	ns	At normal operating, at time base timer mode, at main leep mode, at PLL sleep mode	
ixeset input time	t rstl	1.01		Oscillation time of oscillator*+ 500 ns	_	μs	At stop mode, at sub clock mode, at sub sleep mode, at watch mode	

The Reset input timing is based on Vss = AVss = 0.0 V.

*: Oscillation time of oscillator is time until oscillation reaches 90% of amplitude. It takes several milliseconds to several dozens of milliseconds on a crystal oscillator, several hundreds of microseconds to several milliseconds on a FAR/ceramic oscillator, and 0 milliseconds on an external clock.




(3) Power-on reset

 $(Vcc = AVcc = 3.3 V \pm 0.3 V, Ta = -40 to +85 °C)$

Parameter	Symbol	Pin name	Condi-	Val	lue	Unit	Remarks	
Farameter	Syllibol	riii iiaiiie	tions	Min	Max	Oilit	Nemarks	
Power supply rising time	t R	Vcc		_	30	ms	At normal operating	
Power supply shutdown time	toff	Vcc	_	1		ms	For repeated operation	

The Power-on reset is based on $V_{SS} = AV_{SS} = 0.0 \text{ V}$.

- Notes: Vcc should be set under 0.2 V before power-on rising up.
 - These value are for power-on reset.
 - In the device, there are internal registers which is initialized only by a power-on reset. If these initialization is executing, power-on prosedure must be obeyed by these value.



(4) Serial I/O


(Vcc = AVcc = 3.3 V
$$\pm$$
 0.3 V, Ta = $-$ 40 to + 85 °C)

Parameter	Sym	Pin name	Conditions	Va	lue	Unit	Remarks
Farameter	bol	Fili liaille	Conditions	Min	Max	Offic	Remarks
Serial clock cycle time	tscyc	SC0 to SC3		8 tcp	_	ns	
$SCK \downarrow \to SOT$ delay time	t sLov	SC0 to SC3 SO0 to SO3	Internal shift clock	-80	80	ns	
Valid SIN → SCK ↑	tıvsн	SC0 to SC3	mode output pin : $C_L = 80 \text{ pF} + 1 \text{TTL}$	100	—	ns	
SCK ↑ → Valid SIN hold time	t sHIX	SI0 to SI3		60	_	ns	
Serial clock H pulse width	t shsl	SC0 to SC3	External shift clock mode output pin : C _L = 80 pF + 1TTL	4 tcp	_	ns	
Serial clock L pulse width	t slsh	300 10 303		4 tcp		ns	
$SCK \downarrow \to SOT$ delay time	t sLOV	SC0 to SC3 SO0 to SO3		_	150	ns	
Valid SIN → SCK ↑	tıvsн	SC0 to SC3		60	—	ns	
SCK ↑ → valid SIN hold time	t shix	SI0 to SI3		60	_	ns	

The Serial I/O is based on Vss = AVss = 0.0 V.

Notes: • AC rating in CLK synchronous mode.

- \bullet C ${\scriptscriptstyle L}$ is a load capacitance value on pins for testing.
- tcp is machine cycle frequency (ns) .




(5) Timer input timing

 $(Vcc = AVcc = 3.3 V \pm 0.3 V, Ta = -40 to + 85 °C)$

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks	
Farameter	Syllibol	Fili liallie	Conditions	Min	Max	Oilit	Kemarks	
Input pulse width	t тıwн t тıwL	TIN0 to TIN2 IC0 to IC1	_	4 tcp		ns		

The Timer input timing is based on Vss = AVss = 0.0 V.




(6) Timer output timing

$$(Vcc = AVcc = 3.3 V \pm 0.3 V, Ta = -40 to + 85 °C)$$

Parameter	Sym-	Pin name	Condi-	Va	lue	Unit	Remarks
Farameter	bol	Fill Hallie	tions	Min	Max	Onne	iveillai va
CLK ↑ → То∪т change time		TOT0 to TOT2, PPG0 to PPG1, OCU0 to OCU1		30		ns	

The Timer output timing is based on Vss = AVss = 0.0 V.




(7) Trigger Input Timing

$$(Vcc = AVcc = 3.3 V \pm 0.3 V, Ta = -40 to + 85 °C)$$

Parameter	Symbol	Pin name	Condi-	Value		Unit	Remarks	
Farameter	Syllibol	Finitianie	tions	Min	Max	Offic	iveillai ks	
Input pulse width	t trgh	INT0 to INT3 —		5 tcp		ns	At normal operating	
linput puise width	t trgl		_	1	_	μs	In Stop mode	

The Trigger Input Timing is based on Vss = AVss = 0.0 V.



(8) I²C Timing

(AVcc = Vcc = 3.3 V \pm 0.3 V, Ta = - 40 to + 85 °C)


Parameter	Symbol	Conditions	Stand	de	Unit
			Min	Max	
SCL clock frequency	fscL		0	100	kHz
Hold time (repeated) START condition SDA $\downarrow \rightarrow$ SCL \downarrow	t hdsta	When power supply voltage of external	4.0		μs
"L" width of the SCL clock	t LOW	pull-up resistor is 5.0 V	4.7	_	μs
"H" width of the SCL clock	t HIGH	$R = 1.0 \text{ k}\Omega$, $C = 50 \text{ pF}^{*2}$ When power supply voltage of external	4.0		μs
Set-up time for a repeated START condition SCL $\uparrow \rightarrow$ SDA \downarrow	t susta	pull-up resistor is 3.6 V R = 1.0 k Ω , C = 50 pF ^{*2}	4.7		μs
Data hold time SCL $\downarrow \rightarrow$ SDA $\downarrow \uparrow$	t hddat		0	3.45 *3	μs
Data set-up time	4	When power supply voltage of external pull-up resistor is 5.0 V fcP*1 \leq 20 MHz, R = 1.0 k Ω , C = 50 pF*2 When power supply voltage of external pull-up resistor is 3.6 V fcP*1 \leq 20 MHz, R = 1.0 k Ω , C = 50 pF*2	250	_	ns
SDA ↓↑→ SCL↑	t sudat	When power supply voltage of external pull-up resistor is 5.0 V fcp*1 \leq 20 MHz, R = 1.0 k Ω , C = 50 pF*2 When power supply voltage of external pull-up resistor is 3.6 V fcp*1 \leq 20 MHz, R = 1.0 k Ω , C = 50 pF*2	200	_	ns
Set-up time for STOP condition SCL $\uparrow \rightarrow$ SDA \uparrow	t susto	When power supply voltage of external pull-up resistor is 5.0 V	4.0		μs
Bus free time between a STOP and START condition	t BUS	$R = 1.0 \text{ k}\Omega, C = 50 \text{ pF}^{*2}$ When power supply voltage of external pull-up resistor is 3.6 V $R = 1.0 \text{ k}\Omega, C = 50 \text{ pF}^{*2}$	4.7	_	μs

The I²C trriger is based on AVss = Vss = 0.0 V.

*1: fcp is internal operation clock frequency. Refer to " (1) Clock timing".

*2: R, C: Pull-up resistor and load capacitor of the SCL and SDA lines.

*3: The maximum thddat only has to be met if the device does not stretch the "L" width (tLow) of the SCL signal.



5. Electrical Characteristics for the A/D Converter

(Vcc = AVcc = 3.3 V \pm 0.3 V, Ta = - 40 to + 85 °C)


Doromotor	Sym-	Pin name		Value		Unit	Remarks
Parameter	bol	Fin name	Min	Тур	Max	Onn	Remarks
Resolution	_	_	_		10	bit	
Total error	_	_	_	_	± 3.0	LSB	
Nonlinear error	_	_	_	_	± 2.5	LSB	
Differential linear error	_		_	_	± 1.9	LSB	
Zero transition voltage	Vот	AN0 to AN11	AVss – 1.5 LSB	AVss+0.5 LSB	AVss + 2.5 LSB	mV	1 LSB = AVcc/1024
Full-scale transition voltage	VFST	AN0 to AN11	AVcc-3.5 LSB	AVcc – 1.5 LSB	AVcc+0.5 LSB	mV	1 200 - 7,000,1024
Conversion time	_	_	8.64*1		_	μs	
Sampling time	_	_	2	_	_	μs	
Analog port input current	Iain	AN0 to AN11	_		10	μΑ	
Analog input voltage	Vain	AN0 to AN11	0		AVcc	V	
Reference voltage	_	AVcc	3.0	_	AVcc	V	
Dower cupply current	lΑ	AVcc	_	1.4	3.5	mΑ	
Power supply current	Іан	AVcc	_	_	5*2	μΑ	
Reference voltage	IR	AVcc	_	94	150	μΑ	
supplying current	I _{RH}	AVcc	_	_	5*2	μΑ	
Interchannel disparity		AN0 to AN11			4	LSB	

The Electrical characteristics for the A/D converter is based on Vss = AVss = 0.0 V.


^{*1 :} At operating, main clock 25 MHz.

 $^{^*2}$: If A/D converter is not operating, a current when CPU is stopped is applicable (at Vcc - CPU = AVcc = 3.3 V)

- <About the external impedance of analog input and its sampling time>
- A/D converter with sample and hold circuit. If the extrernal impedance is too high to keep sufficient sampling
 time, the analog voltage changed to the internal sample and hold capacitor is insufficient, adversely affecting
 A/D conversion precision.



To satisfy the A/D conversion precision standard, consider the relationship between the external impedance
and minimum sampling time and either adjust the resistor value and operating frequency or decrease the
external impedance so that the sampling time is longer than the minimum value.



The relationship between external impedance and minimum sampling time

If the sampling time cannot be sufficient, connect a capacitor of about 0.1 μF to the analog input pin.

<About errors>

• As | AVcc | becomes smaller, values of relative errors grow larger.

6. Definition of A/D Converter Terms

Resolution

Analog variation that is recognized by an A/D converter.

The 10-bit can resolve analog voltage into $2^{10} = 1024$.

Total error


This shows the difference between the actual voltage and the ideal value and means a total of error because of offset error, gain error, non-linearity error and noise.

Linearity error

Deviation between a line across zero-transition line (00 0000 0000 \leftrightarrow 00 0000 0001) and full-scale transition line (11 1111 1110 \leftrightarrow 11 1111 1111) and actual conversion characteristics.


Differential linear error

Deviation of input voltage, which is required for changing output code by 1 LSB, from an ideal value.



(Continued)





$$\label{eq:linear_error} \text{Linear error in digital output N} = \frac{V_{NT} - \{1 \text{ LSB} \times (N-1) + V_{OT}\}}{1 \text{ LSB}} \quad \text{[LSB]}$$

Differential linear error in digital output
$$N = \frac{V_{(N+1)T} - V_{NT}}{1 \text{ LSB}} - 1 \text{LSB}$$
 [LSB]

$$1 LSB = \frac{V_{FST} - V_{OT}}{1022} [V]$$

 $\mbox{\sc Vot}$: Voltage at which digital output transits from $000\mbox{\sc h}$ to $001\mbox{\sc h}.$

V_{FST}: Voltage at which digital output transits from 3FE_H to 3FF_H.

7. FLASH MEMORY


Parameter	Conditions		Value		Unit	Remarks
Faranietei	Conditions	Min	Тур	Max	Ollic	Kemarks
Sector erase time		_	1	15	s	Excludes 00 H programming prior to erasure.
Chip erase time	T _A = + 25 °C Vcc = 3.0 V	_	9	_	μs	Excludes 00 H programming prior to erasure.
Word (16 bit width) programming time		_	16	3,600	S	Except for the over head time of the system.
Program/erase cycle		10,000	_	_	cycle	
Flash data retension time	Average T _A = + 85 °C	20	_	_	Yearss	*


^{*:} This value comes from the technology qualification (using Arrhenius equation to translate high temperature measurements into normalized value at + 85 °C).

■ ORDERING INFORMATION

Part number	Package	Remarks
MB90F804-101PF-G MB90F804-201PF-G	100-pin plastic QFP	
MB90803PF MB90803SPF	(FPT-100P-M06)	

■ PACKAGE DIMENSION





FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED Marketing Division Electronic Devices Shinjuku Dai-Ichi Seimei Bldg. 7-1, Nishishinjuku 2-chome, Shinjuku-ku, Tokyo 163-0721, Japan

Tel: +81-3-5322-3353 Fax: +81-3-5322-3386

http://edevice.fujitsu.com/

North and South America

FUJITSU MICROELECTRONICS AMERICA. INC. 1250 E. Argues Avenue, M/S 333 Sunnyvale, CA 94088-3470, U.S.A.

Tel: +1-408-737-5600 Fax: +1-408-737-5999 http://www.fma.fujitsu.com/

Europe

FUJITSU MICROELECTRONICS EUROPE GmbH Am Siebenstein 6-10. D-63303 Dreieich-Buchschlag, Germany

Tel: +49-6103-690-0 Fax: +49-6103-690-122

http://www.fme.fujitsu.com/

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE LTD. #05-08, 151 Lorong Chuan, New Tech Park, Singapore 556741

Tel: +65-6281-0770 Fax: +65-6281-0220

http://www.fmal.fujitsu.com/

Korea

FUJITSU MICROELECTRONICS KOREA LTD. 1702 KOSMO TOWER, 1002 Daechi-Dong, Kangnam-Gu, Seoul 135-280 Korea

Tel: +82-2-3484-7100 Fax: +82-2-3484-7111

http://www.fmk.fujitsu.com/

Preliminary 2004.07.22 © FUJITSU LIMITED Printed in Japan All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of Fujitsu semiconductor device; Fujitsu does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. Fujitsu assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of Fujitsu or any third party or does Fujitsu warrant non-infringement of any third-party's intellectual property right or other right by using such information. Fujitsu assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.