CBTU0808

Dual lane PCI Express port multiplexer

Rev. 01 — 2 June 2006

Product data sheet

1. General description

The CBTU0808 is a dual lane port multiplexer designed to provide convenient and reliable path switching for PCI Express signals. It is organized as two PCI Express lanes, each consisting of a Transmit and Receive channel. Each channel has four ports, two (A and B) on the source (or host) side and two (A and B) on the destination (or device) side. Each port provides a pair of signal lines to support PCIe differential signaling.

Using specially designed high-bandwidth and high off-isolation switch elements, source and destination ports can be connected or isolated in three possible configurations: source A and B to destinations A and B respectively; or source A to destination B (remaining ports isolated), or all ports isolated.

The switch elements are controlled by internal control logic to set switch positions in accordance with these three configurations, selectable by CMOS inputs CTRL0 and CTRL1 for lanes 0 and 1 respectively. Within a lane, the switch configuration is always applied identically to both transmit and receive channels.

The CBTU0808 is packaged in a 48-ball, depopulated 9×9 grid, 0.5 mm ball pitch, thin profile fine-pitch ball grid array (TFBGA) package, which (while requiring a minimum 5 mm \times 5 mm of board space) allows for adequate signal routing and escape using conventional board technology.

2. Features

- 2-lane wide PCI Express port multiplexer
- One transmit and one receive differential channel per lane
- Four ports per channel
- PCI Express signaling compliant
- High bandwidth: > 1 GHz
- Low OFF-feedthrough of < -35 dB at 1.25 GHz</p>
- Low channel crosstalk of < -35 dB at 1.25 GHz</p>
- Designed to match characteristic impedance of PCIe signaling environment
- Single 1.8 V supply operation
- ESD resilience of 2 kV HBM
- Available in 48-ball, 5 mm × 5 mm, 0.5 mm ball pitch TFBGA package, Pb-free/Green

3. Applications

- High-performance computing applications
- Port switching and docking applications




Dual Iane PCI Express port multiplexer

4. Ordering information

Table 1. Ordering information

Type number	Solder process	Package	ackage			
		Name	Description	Version		
CBTU0808EE/G	Pb-free (SnAgCu solder ball compound)	TFBGA48	plastic thin fine-pitch ball grid array package; 48 balls; body $5 \times 5 \times 0.8$ mm	SOT918-1		

5. Functional diagram




CBTU0808 Philips Semiconductors

Dual lane PCI Express port multiplexer

Pinning information

6.1 Pinning



	1	2	3	4	5	6	7	8	9
Α	CTRL0	TXSB0P		TXSA0P	GND	TXDA0P		TXDB0P	TEST1
В	RXSA0P	GND	TXSB0N	TXSA0N	V _{DD}	TXDA0N	TXDB0N	GND	RXDA0P
С		RXSA0N						RXDA0N	
D	RXSB0P	RXSB0N						RXDB0N	RXDB0P
E	GND	V _{DD}						V _{DD}	GND
F	TXSA1P	TXSA1N						TXDA1N	TXDA1P
G		TXSB1N						TXDB1N	
Н	TXSB1P	GND	RXSA1N	RXSB1N	V _{DD}	RXDB1N	RXDA1N	GND	TXDB1P
J	TEST0	RXSA1P		RXSB1P	GND	RXDB1P		RXDA1P	CTRL1

002aac212

48-ball, 9×9 grid; top view. An empty cell indicates no ball is populated at that grid point.

Fig 3. Ball mapping

Dual lane PCI Express port multiplexer

6.2 Pin description

Table 2. Pin description

Signal group	Symbol	Pin	Туре	Description
Test and	CTRL0	A1	CMOS	Switch configuration control inputs. See
control	CTRL1	J9	input	Table 3 "Switch configuration truth table".
	TEST0	J1	CMOS input	Test input. Used for test purposes only. Should be left open-circuit during normal operation. An internal pull-down resistor will default this pin to a LOW state.
	TEST1	A9	output	Test output. Used for test purposes only. Should be left open-circuit in normal application.
Signal ports	TXSA0P, TXSA0N, TXSB0P, TXSB0N	A4, B4, A2, B3	signal port	Transmit ports A and B differential signal terminals for Lane 0, Source side.
	RXSA0P, RXSA0N, RXSB0P, RXSB0N	B1, C2, D1, D2	signal port	Receive ports A and B differential signal terminals for Lane 0, Source side.
	TXSA1P, TXSA1N, TXSB1P, TXSB1N	F1, F2, H1, G2	signal port	Transmit ports A and B differential signal terminals for Lane 1, Source side.
	RXSA1P, RXSA1N, RXSB1P, RXSB1N	J2, H3, J4, H4	signal port	Receive ports A and B differential signal terminals for Lane 1, Source side.
	TXDA0P, TXDA0N, TXDB0P, TXDB0N	A6, B6, A8, B7	signal port	Transmit ports A and B differential signal terminals for Lane 0, Destination side.
	RXDA0P, RXDA0N, RXDB0P, RXDB0N	B9, C8, D9, D8	signal port	Receive ports A and B differential signal terminals for Lane 0, Destination side.
	TXDA1P, TXDA1N, TXDB1P, TXDB1N	F9, F8, H9, G8	signal port	Transmit ports A and B differential signal terminals for Lane 1, Destination side.
	RXDA1P, RXDA1N, RXDB1P, RXDB1N	J8, H7, J6, H6	signal port	Receive ports A and B differential signal terminals for Lane 1, Destination side.
Power	V_{DD}	B5, E2, E8, H5	power	power supply pins
	GND	A5, B2, B8, E1, E9, H2, H8, J5	power	ground pins

CBTU0808 Philips Semiconductors

Dual lane PCI Express port multiplexer

Functional description

7.1 Functional description

7.1.1 General information

The CBTU0808 Dual lane PCI Express port multiplexer is designed to allow port switching of up to two PCI Express lanes (each including a Transmit and Receive channel) according to three switch configuration settings (described in Section 7.1.2.1). The basic switch element of the CBTU0808 is designed integrally with its package and chip interconnect to present an optimum characteristic on-impedance when used in a PCI Express signaling environment, and to provide high off-port isolation and low crosstalk.

7.1.2 Functional information

The following paragraphs describe the control and configuration possibilities available in the CBTU0808.

7.1.2.1 Switch configuration

The position of the port switches is controlled by CMOS input signals CTRL[1:0] and can be overridden by CMOS input TEST0 to disconnect (open) all ports between source and destination. For a given lane, the switch positions are always identical between transmit and receive channels. Lane 0 is controlled by CTRL0 and Lane 1 is controlled by CTRL1. The truth table for the switch position as a function of these inputs is shown in Table 3.

Inputs		Function					
CTRLn[1] TEST0		Source ports[1]	Destination	ports	Comment		
			A	В			
LOW	LOW	An	R _{on}	high-Z	SA:DA/SB:DB		
		Bn	high-Z	R_{on}	(Dual Through mode)		
HIGH[2]	LOW	An	high-Z	R_{on}	SA:DB		
		Bn	high-Z	high-Z	(Single Cross mode)		
LOW	HIGH	An	high-Z	high-Z	All ports open-circuit		
		Bn	high-Z	high-Z	(Disconnect mode)		

Test mode for internal use only

Switch configuration truth table Table 3.

> LOW

do not use

HIGH [1] n is the Lane number (0 or 1).

^[2] CTRL1 or CTRL0 = HIGH.

Dual lane PCI Express port multiplexer

8. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
V_{DD}	supply voltage		-0.5	+2.5	V
V_{I}	input voltage		<u>[1]</u> –0.5	+2.5	V
I _{IK}	input clamping current	$V_I < 0 \text{ V or } V_I > V_{DD}$	-	-50	mA
l _{OK}	output clamping current	$V_O < 0 \text{ V or } V_O > V_{DD}$	-	±50	mA
I _O	output current	continuous; 0 V < V_O < V_{DD}	-	±50	mA
I _{CCC}	continuous current through each $V_{\mbox{\scriptsize DD}}$ or GND pin		-	±100	mA
T _{stg}	storage temperature		-65	+150	°C
V _{esd}	electrostatic discharge voltage	Human Body Model; 1.5 k Ω ; 100 pF	>2	-	kV
		Machine Model; 0 Ω ; 200 pF	>200	-	V

^[1] The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

9. Recommended operating conditions

Table 5. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V_{DD}	supply voltage		1.7	-	1.9	V
V_{I}	input voltage	TXn and RXn ports	-0.25	-	+1.75	V
V_{IH}	HIGH-level input voltage	CTRL[1:0], TEST inputs	[1] $0.65 \times V_{DI}$	o -	V_{DD}	V
V_{IL}	LOW-level input voltage	CTRL[1:0], TEST[1:0] inputs	[1] -	-	$0.35 \times V_{DD}$	V
V _{ICR}	common mode input voltage range	TXn and RXn ports	0	-	1.5	V
$V_{I(dif)(p-p)}$	peak-to-peak differential input voltage	TXn and RXn ports	[2] _	-	1.2	V
T _{amb}	ambient temperature	operating in free air	0	-	+85	°C

^[1] The CTRL[1:0] inputs of the device must be held at valid levels (not floating) to ensure proper device operation.

 $^{[2] \}quad V_{I(dif)(p-p)} = 2 \times |V_{TX_D+} - V_{TX_D-}|. \ \ \text{See Paragraph 4.3.3, Table 4-5 of } \underline{\text{Ref. 1}}.$

Dual lane PCI Express port multiplexer

10. Static characteristics

Table 6. Static characteristics

Over recommended operating conditions, unless otherwise noted.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
I_{DD}	supply current		<u>[1]</u> _	-	1	mA
Digital in	outs CTRL[1:0] and TEST0					
I _{LI}	input leakage current	$V_I = V_{DD}$ or GND	-	-	±5	μΑ
Ci	input capacitance	$V_I = V_{DD}$ or GND	-	-	5	pF
Signal po	rts TXSA0P RXDB1N					
I _{LI}	input leakage current	$V_I = V_{DD}$ or GND; TEST0 = HIGH (Disconnect mode)	-100	-	+100	μΑ
R _{on(sw)}	switch on-state resistance		8	10	12	Ω
$\Delta R_{on(sw)}$	switch on-state resistance variation	over recommended V_{ID} (input voltage) range	-	0.5	0.75	Ω
C _{S(ON)}	ON-state capacitance	$V_1 = 0.9 V$				
` ,		switch; simulated value of the silicon switch only, excluding package parasitics	-	3.6	4.75	pF

^[1] Static operating current.

Dual lane PCI Express port multiplexer

11. Dynamic characteristics

Table 7. Dynamic characteristics

Over recommended operating conditions, unless otherwise noted. Characterization bandwidth: 10 MHz < $f_{\rm oper}$ < 6 GHz.


Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t _{PD}	propagation delay	Figure 5	-	60	-	ps
t _{startup}	start-up time	supply voltage valid to switch specified operating characteristics	-	-	100	μs
t _{rcfg}	reconfiguration time	CTRL[1:0], TEST0 setting change to switch specified operating characteristics	-	-	100	μs
t _{sk(o)}	output skew time	difference in propagation delay between any two 'ON' paths within a channel; Figure 6	-	-	40	ps
t _{sk(edge)}	edge skew time	difference of rising edge propagation delay to falling edge propagation delay; Figure 7	-	-	40	ps
t _{sk(dif)}	differential skew time	difference in propagation delay between two members of a differential pair; Figure 8	-	-	5	ps
S ₁₂	reverse transmission	Differential mode ON insertion loss; ON-state				
	coefficient	f = 50 MHz	-0.8	-	-	dB
		f = 625 MHz	-2	-	-	dB
		f ≤ 1.25 GHz	-3.3	-	-	dB
s ₂₁	forward transmission coefficient	Differential mode ON insertion loss; ON-state				
		f = 50 MHz	-0.8	-	-	dB
		f = 625 MHz	-2	-	-	dB
		f ≤ 1.25 GHz	-3.3	-	-	dB
S ₁₁	input reflection	Differential mode ON return loss; ON-state				
	coefficient	f = 50 MHz	-	-	-20	dB
		f = 625 MHz	-	-	-8	dB
		f ≤ 1.25 GHz	-	-	-6.0	dB
S ₂₂	output reflection	Differential mode ON return loss; ON-state				
	coefficient	f = 50 MHz	-	-	-20	dB
		f = 625 MHz	-	-	-8	dB
		f ≤ 1.25 GHz	-	-	-6.0	dB
s ₁₂	reverse transmission coefficient	Differential mode port-to-port crosstalk; ON/OFF-state				
		f = 50 MHz	-	-	-35	dB
		f = 625 MHz	-	-	-35	dB
		f = 1.25 GHz	-	-	-35	dB
s ₂₁	forward transmission coefficient	Differential mode port-to-port crosstalk; ON/OFF-state				
		f = 50 MHz	-	-	-35	dB
		f = 625 MHz	-	-	-35	dB
		f = 1.25 GHz	-	-	-35	dB


Dual lane PCI Express port multiplexer

 Table 7.
 Dynamic characteristics ...continued


Over recommended operating conditions, unless otherwise noted. Characterization bandwidth: 10 MHz $< f_{oper} < 6$ GHz.

				,		
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
s ₁₂	reverse transmission coefficient	Differential mode off-port feedthrough; OFF-state				
		f = 50 MHz	-	-	-35	dB
		f = 625 MHz	-	-	-35	dB
		f = 1.25 GHz	-	-	-35	dB
s ₂₁	forward transmission coefficient	Differential mode off-port feedthrough; OFF-state				
		f = 50 MHz	-	-	-35	dB
		f = 625 MHz	-	-	-35	dB
		f = 1.25 GHz	-	-	-35	dB






Dual lane PCI Express port multiplexer



12. Test information



13. Package outline




Fig 10. Package outline SOT918-1 (TFBGA48)

Dual lane PCI Express port multiplexer

14. Soldering

14.1 Introduction to soldering surface mount packages

There is no soldering method that is ideal for all surface mount IC packages. Wave soldering can still be used for certain surface mount ICs, but it is not suitable for fine pitch SMDs. In these situations reflow soldering is recommended.

14.2 Reflow soldering

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement. Driven by legislation and environmental forces the worldwide use of lead-free solder pastes is increasing.

Several methods exist for reflowing; for example, convection or convection/infrared heating in a conveyor type oven. Throughput times (preheating, soldering and cooling) vary between 100 seconds and 200 seconds depending on heating method.

Typical reflow temperatures range from 215 °C to 260 °C depending on solder paste material. The peak top-surface temperature of the packages should be kept below:

Table 8. SnPb eutectic process - package peak reflow temperatures (from *J-STD-020C* July 2004)

Package thickness	Volume mm ³ < 350	Volume mm³ ≥ 350
< 2.5 mm	240 °C + 0/–5 °C	225 °C + 0/–5 °C
≥ 2.5 mm	225 °C + 0/–5 °C	225 °C + 0/–5 °C

Table 9. Pb-free process - package peak reflow temperatures (from *J-STD-020C* July 2004)

Package thickness	Volume mm ³ < 350	Volume mm ³ 350 to 2000	Volume mm ³ > 2000
< 1.6 mm	260 °C + 0 °C	260 °C + 0 °C	260 °C + 0 °C
1.6 mm to 2.5 mm	260 °C + 0 °C	250 °C + 0 °C	245 °C + 0 °C
≥ 2.5 mm	250 °C + 0 °C	245 °C + 0 °C	245 °C + 0 °C

Moisture sensitivity precautions, as indicated on packing, must be respected at all times.

14.3 Wave soldering

Conventional single wave soldering is not recommended for surface mount devices (SMDs) or printed-circuit boards with a high component density, as solder bridging and non-wetting can present major problems.

To overcome these problems the double-wave soldering method was specifically developed.

If wave soldering is used the following conditions must be observed for optimal results:

- Use a double-wave soldering method comprising a turbulent wave with high upward pressure followed by a smooth laminar wave.
- For packages with leads on two sides and a pitch (e):

CBTU0808_1

Product data sheet

Dual lane PCI Express port multiplexer

- larger than or equal to 1.27 mm, the footprint longitudinal axis is preferred to be parallel to the transport direction of the printed-circuit board;
- smaller than 1.27 mm, the footprint longitudinal axis must be parallel to the transport direction of the printed-circuit board.

The footprint must incorporate solder thieves at the downstream end.

• For packages with leads on four sides, the footprint must be placed at a 45° angle to the transport direction of the printed-circuit board. The footprint must incorporate solder thieves downstream and at the side corners.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Typical dwell time of the leads in the wave ranges from 3 seconds to 4 seconds at 250 °C or 265 °C, depending on solder material applied, SnPb or Pb-free respectively.

A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

14.4 Manual soldering

Fix the component by first soldering two diagonally-opposite end leads. Use a low voltage (24 V or less) soldering iron applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to $300\,^{\circ}$ C.

When using a dedicated tool, all other leads can be soldered in one operation within 2 seconds to 5 seconds between 270 $^{\circ}$ C and 320 $^{\circ}$ C.

14.5 Package related soldering information

Table 10. Suitability of surface mount IC packages for wave and reflow soldering methods

Wave Reflow ^[2] BGA, HTSSONT ^[3] , LBGA, LFBGA, SQFP, SSOPT ^[3] , TFBGA, VFBGA, XSON DHVQFN, HBCC, HBGA, HLQFP, HSO, HSOP, HSQFP, HSSON, HTQFP, HTSSOP, HVQFN, HVSON, SMS PLCC ^[5] , SO, SOJ suitable suitable LQFP, QFP, TQFP not recommended ^{[5][6]} suitable SSOP, TSSOP, VSO, VSSOP not recommended ^[7] suitable					
BGA, HTSSONT[3], LBGA, LFBGA, SQFP, SSOPT[3], TFBGA, VFBGA, XSON DHVQFN, HBCC, HBGA, HLQFP, HSO, HSOP, HSQFP, HSSON, HTQFP, HTSSOP, HVQFN, HVSON, SMS PLCC[5], SO, SOJ suitable suitable suitable suitable suitable SSOP, TSSOP, VSO, VSSOP not recommended[5][6] suitable	Package ^[1]	Soldering method			
SSOP.T3, TFBGA, VFBGA, XSON DHVQFN, HBCC, HBGA, HLQFP, HSO, HSOP, HSQFP, HSSON, HTQFP, HTSSOP, HVQFN, HVSON, SMS PLCC5, SO, SOJ suitable suitable LQFP, QFP, TQFP not recommended suitable SSOP, TSSOP, VSO, VSSOP not recommended suitable		Wave	Reflow[2]		
HSQFP, HSSON, HTQFP, HTSSOP, HVQFN, HVSON, SMS PLCC[5], SO, SOJ suitable suitable LQFP, QFP, TQFP not recommended[5][6] suitable SSOP, TSSOP, VSO, VSSOP not recommended[7] suitable	BGA, HTSSONT ^[3] , LBGA, LFBGA, SQFP, SSOPT ^[3] , TFBGA, VFBGA, XSON	not suitable	suitable		
LQFP, QFP, TQFP not recommended suitable SSOP, TSSOP, VSO, VSSOP not recommended suitable suitable	DHVQFN, HBCC, HBGA, HLQFP, HSO, HSOP, HSQFP, HSSON, HTQFP, HTSSOP, HVQFN, HVSON, SMS	not suitable ^[4]	suitable		
SSOP, TSSOP, VSO, VSSOP not recommended suitable	PLCC[5], SO, SOJ	suitable	suitable		
	LQFP, QFP, TQFP	not recommended[5][6]	suitable		
CWQCCNL[8], PMFP[9], WQCCNL[8] not suitable not suitable	SSOP, TSSOP, VSO, VSSOP	not recommended[7]	suitable		
	CWQCCNL[8], PMFP[9], WQCCNL[8]	not suitable	not suitable		

^[1] For more detailed information on the BGA packages refer to the (LF)BGA Application Note (AN01026); order a copy from your Philips Semiconductors sales office.

^[2] All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the maximum temperature (with respect to time) and body size of the package, there is a risk that internal or external package cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). For details, refer to the Drypack information in the Data Handbook IC26; Integrated Circuit Packages; Section: Packing Methods.

Dual lane PCI Express port multiplexer

- [3] These transparent plastic packages are extremely sensitive to reflow soldering conditions and must on no account be processed through more than one soldering cycle or subjected to infrared reflow soldering with peak temperature exceeding 217 °C ± 10 °C measured in the atmosphere of the reflow oven. The package body peak temperature must be kept as low as possible.
- [4] These packages are not suitable for wave soldering. On versions with the heatsink on the bottom side, the solder cannot penetrate between the printed-circuit board and the heatsink. On versions with the heatsink on the top side, the solder might be deposited on the heatsink surface.
- [5] If wave soldering is considered, then the package must be placed at a 45° angle to the solder wave direction. The package footprint must incorporate solder thieves downstream and at the side corners.
- [6] Wave soldering is suitable for LQFP, QFP and TQFP packages with a pitch (e) larger than 0.8 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65 mm.
- [7] Wave soldering is suitable for SSOP, TSSOP, VSO and VSSOP packages with a pitch (e) equal to or larger than 0.65 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm.
- [8] Image sensor packages in principle should not be soldered. They are mounted in sockets or delivered pre-mounted on flex foil. However, the image sensor package can be mounted by the client on a flex foil by using a hot bar soldering process. The appropriate soldering profile can be provided on request.
- [9] Hot bar soldering or manual soldering is suitable for PMFP packages.

15. Abbreviations

Table 11. Abbreviations

Acronym	Description
CMOS	Complementary Metal Oxide Semiconductor
PCI	Peripheral Component Interconnect
PCle	PCI Express
DUT	Device Under Test
ESD	ElectroStatic Discharge
HBM	Human Body Model
PRR	Pulse Repetition Rate
MM	Machine Model

16. References

[1] PCI Express Base Specification, Rev 1.1 — Revision 1.1, March 2005.

17. Revision history

Table 12. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
CBTU0808_1	20060602	Product data sheet	-	-

Dual lane PCI Express port multiplexer

18. Legal information

18.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.semiconductors.philips.com.

18.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Philips Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Philips Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

18.3 Disclaimers

General — Information in this document is believed to be accurate and reliable. However, Philips Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — Philips Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — Philips Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or

malfunction of a Philips Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Philips Semiconductors accepts no liability for inclusion and/or use of Philips Semiconductors products in such equipment or applications and therefore such inclusion and/or use is for the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — Philips Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.semiconductors.philips.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by Philips Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

18.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

19. Contact information

For additional information, please visit: http://www.semiconductors.philips.com

For sales office addresses, send an email to: sales.addresses@www.semiconductors.philips.com

Philips Semiconductors

CBTU0808

Dual lane PCI Express port multiplexer

20. Contents

1	General description 1
2	Features
3	Applications
4	Ordering information 2
5	Functional diagram 2
6	Pinning information
6.1	Pinning
6.2	Pin description 4
7	Functional description 5
7.1	Functional description 5
7.1.1	General information 5
7.1.2	Functional information 5
7.1.2.1	Switch configuration 5
8	Limiting values 6
9	Recommended operating conditions 6
10	Static characteristics 7
11	Dynamic characteristics 8
12	Test information
13	Package outline 11
14	Soldering 12
14.1	Introduction to soldering surface mount
	packages
14.2	Reflow soldering
14.3	Wave soldering
14.4	Manual soldering
14.5	Package related soldering information 13
15	Abbreviations
16	References
17	Revision history 14
18	Legal information
18.1	Data sheet status
18.2	Definitions
18.3	Disclaimers
18.4	Trademarks15
19	Contact information
20	Contents

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

