ISL90810

Single Digitally Controlled Potentiometer (XDCP™)

Data Sheet

October 13, 2005

FN8234.1

Low Noise/Low Power/I²C Bus/256 Taps

The ISL90810 integrates a digitally controlled potentiometer (XDCP) on a monolithic CMOS integrated circuit.

The digitally controlled potentiometers are implemented with a combination of resistor elements and CMOS switches. The position of the wipers are controlled by the user through the I^2C bus interface. Each potentiometer has an associated Wiper Register (WR) that can be directly written to and read by the user. The contents of the WR controls the position of the wiper.

The DCP can be used as three-terminal potentiometer or as two-terminal variable resistor in a wide variety of applications including control, parameter adjustments, and signal processing.

Ordering Information

intersil

PART NUMBER	PART MARKING	R _{TOTAL} (kΩ)	TEMP RANGE (°C)	PACKAGE
ISL90810WIU8*	AJL	10	-40 to +85	8 Ld MSOP
ISL90810WIU8Z* (Note)	DEN		-40 to +85	8 Ld MSOP (Pb-free)
ISL90810UIU8*	AJK	50	-40 to +85	8 Ld MSOP
ISL90810UIU8Z* (Note)	DEM		-40 to +85	8 Ld MSOP (Pb-free)


*Add "-TK" suffix for tape and reel.

NOTE: Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.


Features

- 256 resistor taps 0.4% resolution
- I²C serial interface
- Wiper resistance: 70Ω typical @ 3.3V
- Standby current 5µA max
- Power supply: 2.7V to 5.5V
- 50kΩ, 10kΩ total resistance
- 8 Ld MSOP
- · Pb-free plus anneal available (RoHS compliant)

Pinout



Block Diagram



Pin Descriptions

MSOP PIN	SYMBOL	DESCRIPTION
1	NC	No connection
2	SCL	I ² C interface clock
3	SDA	Serial data I/O for the I ² C interface
4	GND	Ground
5	RW	"Wiper" terminal of the DCP
6	RL	"Low" terminal of the DCP
7	RH	"High" terminal of the DCP
8	V _{CC}	Power supply

Absolute Maximum Ratings

Storage TemperatureStorage Temperature	С
/oltage at Any Digital Interface Pin	
With Respect to V _{SS} 0.3V to V _{CC} +0.3	V
/ _{CC}	V
/oltage at Any DCP Pin With	
Respect to V _{SS} 0.3V to V _C	С
ead Temperature (Soldering, 10s)	С
W (10s)	A

Recommended Operating Conditions

Industrial40°C to +8	35°C
V _{CC}	5.5V
Power Rating	mW
Wiper Current±3.	0mA

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

Analog Specifications Over recommended operating conditions unless otherwise stated.

SYMBOL	PARAMETER	TEST CONDITIONS			TYP (Notes 1)	МАХ	UNIT
R _{TOTAL}	R _{TOTAL} R _H to R _L Resistance W, U versions respectively				10, 50		kΩ
	R _H to R _L Resistance Tolerance			-20		+20	%
R _W	Wiper resistance	$V_{CC} = 3.3V @ 25^{\circ}C$ Wiper current = V_{CC}/R_{TOTAL}			70	200	Ω
C _H /C _L /C _W	Potentiometer Capacitance (Note 13, Equivalent circuitry)				10/10/25		pF
I _{LkgDCP}	Leakage on DCP pins (Note 13)	Voltage at pin from GND to V_{CC}			0.1	1	μA
	ER MODE (0V @ RL; V _{CC} @ RH; me	easured at RW, unloaded)					
INL (Note 6)	Integral Non-Linearity			-1		1	LSB (Note 2)
DNL (Note 5)	Differential Non-Linearity	Monotonic over all tap positions	W option	-0.75		+0.75	LSB (Note 2)
			U option	-0.5		+0.5	LSB (Note 2)
ZSerror (Note 3)	Zero-Scale Error	W option			1	7	LSB (Note 2)
		U option			0.5	2	-
FSerror (Note 4)	Full-Scale Error	W option		-7	-1	0	LSB (Note 2)
		U option			-0.5	0	
TC _V (Notes 7, 13)	Ratiometric Temperature Coefficient	DCP Register set to 80 hex			±4		ppm/°C
RESISTOR MOD	E (Measurements between RW and F	RL with RH not connected, or betwe	en RW and	RH wit	h RL not con	nected)	1
RINL (Note 11)	Integral Non-Linearity	DCP register set between 20 hex an Monotonic over all tap positions	nd FF hex.	-1		1	MI (Note 8)
RDNL (Note 5)	Differential Non-Linearity	DCP register set between 20 hex	W option	-0.75		+0.75	MI (Note 8)
		and FF hex. Monotonic over all tap U o positions	U option	-0.5		+0.5	MI (Note 8)
Roffset (Note 9)	Offset	W option		0	1	7	MI (Note 8)
		U option			0.5	2	MI (Note 8)
TC _R (Notes 12, 13)	Resistance Temperature Coefficient	DCP register set between 20 hex and FF hex			±35		ppm/°C

Operating Specifications Over the recommended operating conditions unless otherwise specified.


SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP (Note 1)	MAX	UNITS
I _{CC1}	V _{CC} Supply Current (Volatile Write/Read)	f _{SCL} = 400kHz; SDA = Open; (for I ² C, Active, Read and Volatile Write States only)		20	100	μA
I _{SB}	V _{CC} Current (Standby)	V_{CC} = +5.5V, I ² C Interface in Standby State		2	5	μA
		V_{CC} = +3.6V, I ² C Interface in Standby State		0.8	2	μA
l _{LkgDig}	Leakage Current at Pins SDA and SCL	Voltage at pin from GND to V_{CC}	-10		10	μA

ISL90810

SYMBOL PARAMETER TEST CONDITIONS		TEST CONDITIONS	MIN	TYP (Note 1)	MAX 1	UNITS µs
t _{DCP} (Note 13)	CP (Note 13)DCP Wiper Response TimeSCL falling edge of last bit of DCP Data Byte to wiper change					
Vpor	Power-On Recall Voltage	Minimum V_{CC} at which memory recall occurs	1.8		2.6	V
V _{CC} Ramp	V _{CC} Ramp Rate		0.2			V/ms
t _D (Note 13)	Power-Up Delay	V _{CC} above Vpor, to DCP Initial Value Register recall completed, and I ² C Interface in standby state			3	ms
	ACE SPECIFICATIONS	I		1		
V _{IL}	SDA, and SCL Input Buffer LOW Voltage		-0.3		0.3*V _{CC}	V
V _{IH}	SDA, and SCL Input Buffer HIGH Voltage		0.7*V _{CC}		V _{CC} +0.3	V
Hysteresis (Note 13)	SDA and SCL Input Buffer Hysteresis		0.05* V _{CC}			V
V _{OL} (Note 13)	SDA Output Buffer LOW Voltage, Sinking 4mA		0		0.4	V
Cpin (Note 13)	SDA, and SCL Pin Capacitance				10	pF
f _{SCL}	SCL Frequency				400	kHz
t _{IN} (Note 13)	Pulse Width Suppression Time at SDA and SCL Inputs	Any pulse narrower than the max spec is suppressed.			50	ns
t _{AA} (Note 13)	SCL Falling Edge to SDA Output Data Valid	SCL falling edge crossing 30% of V _{CC} , until SDA exits the 30% to 70% of V _{CC} window.		900	ns	
t _{BUF} (Note 13)	Time the Bus Must be Free Before the Start of a New Transmission	SDA crossing 70% of V_{CC} during a STOP condition, to SDA crossing 70% of V_{CC} during the following START condition.	1300			ns
t _{LOW}	Clock LOW Time	Measured at the 30% of V_{CC} crossing.	1300			ns
thigh	Clock HIGH Time	Measured at the 70% of V_{CC} crossing.	600			ns
t _{SU:STA}	START Condition Setup Time	SCL rising edge to SDA falling edge. Both crossing 70% of V_{CC} .	600			ns
^t HD:STA	START Condition Hold Time	From SDA falling edge crossing 30% of V _{CC} to SCL falling edge crossing 70% of V _{CC} .	600			ns
^t SU:DAT	Input Data Setup Time	From SDA exiting the 30% to 70% of V_{CC} window, to SCL rising edge crossing 30% of V_{CC}	100			ns
t _{HD:DAT}	Input Data Hold Time	From SCL rising edge crossing 70% of V_{CC} to SDA entering the 30% to 70% of V_{CC} window.	0			ns
t _{SU:STO}	STOP Condition Setup Time	From SCL rising edge crossing 70% of $V_{CC},$ to SDA rising edge crossing 30% of $V_{CC}.$	600			ns
^t HD:STO	STOP Condition Hold Time for Read, or Volatile Only Write	From SDA rising edge to SCL falling edge. Both crossing 70% of $\rm V_{CC}.$	600			ns
t _{DH} (Note 13)	Output Data Hold Time	From SCL falling edge crossing 30% of V_{CC} , until SDA enters the 30% to 70% of V_{CC} window.	0			ns
t _R (Note 13)	SDA and SCL Rise Time	From 30% to 70% of V _{CC}	20 + 0.1 * Cb		250	ns
t _F (Note 13)	SDA and SCL Fall Time	From 70% to 30% of V _{CC}	20 + 0.1 * Cb		250	ns
Cb (Note 13)	Capacitive Loading of SDA or SCL	Total on-chip and off-chip	10		400	pF
Rpu (Note 13)	SDA and SCL Bus Pull-Up Resistor Off-Chip	Maximum is determined by t_R and t_F . For Cb = 400pF, max is about 2~2.5k Ω . For Cb = 40pF, max is about 15~20k Ω	1			kΩ

Operating Specifications Over the recommended operating conditions unless otherwise specified. (Continued)

SDA vs SCL Timing




NOTES:


- 1. Typical values are for $T_A = 25^{\circ}C$ and 3.3V supply voltage.
- LSB: [V(RW)₂₅₅ V(RW)₀]/255. V(RW)₂₅₅ and V(RW)₀ are V(RW) for the DCP register set to FF hex and 00 hex respectively. LSB is the incremental voltage when changing from one tap to an adjacent tap.
- 3. ZS error = $V(RW)_0/LSB$.
- 4. FS error = $[V(RW)_{255} V_{CC}]/LSB$.
- 5. DNL = [V(RW)_i V(RW)_{i-1}]/LSB-1, for i = 1 to 255. i is the DCP register setting.
- 6. INL = $(V(RW)_i i \cdot LSB V(RW)_0)/LSB$, for i = 1 to 255.

7. $TC_{V} = \frac{Max(V(RW)_{i}) - Min(V(RW)_{i})}{[Max(V(RW)_{i}) + Min(V(RW)_{i})]/2} \times \frac{10^{6}}{125^{\circ}C}$ for i = 16 to 240 decimal, T = -40^{\circ}C to 85^{\circ}C. Max() is the maximum value of the wiper voltage over the temperature range.

- MI = |R₂₅₅ R₀|/255. R₂₅₅ and R₀ are the measured resistances for the DCP register set to FF hex and 00 hex respectively. Roffset = R₀/MI, when measuring between RW and RL.
- 9. Roffset = R₂₅₅/MI, when measuring between RW and RH.
- 10. RDNL = $(R_i R_{i-1})/MI$, for i = 32 to 255.
- 11. RINL = $[R_i (MI \cdot i) R_0]/MI$, for i = 32 to 255.
- 12. $TC_{R} = \frac{[Max(Ri) Min(Ri)]}{[Max(Ri) + Min(Ri)]/2} \times \frac{10^{6}}{125^{\circ}C}$ for i = 32 to 255, T = -40°C to 85°C. Max() is the maximum value of the resistance and Min() is the minimum value of the resistance over the temperature range.
- 13. This parameter is not 100% tested.

Equivalent Circuitry





Typical Performance Curves





FIGURE 5. ZSerror vs TEMPERATURE








FIGURE 4. INL vs TAP POSITION IN VOLTAGE DIVIDER MODE FOR 10kΩ (W)







FIGURE 6. FSerror vs TEMPERATURE




Typical Performance Curves (Continued)












7



rc = 8. INC VS TAP POSITION IN RHEUSTAT MODE FC 50k Ω (U)




FIGURE 10. TC FOR VOLTAGE DIVIDER MODE IN ppm






FIGURE 12. FREQUENCY RESPONSE (2.2MHz)

Typical Performance Curves (Continued)





Principles of Operation

The ISL90810 is an integrated circuit incorporating one DCP with its associated registers, and an I^2C serial interface providing direct communication between a host and the potentiometers.

DCP Description

The DCP is implemented with a combination of resistor elements and CMOS switches. The physical ends of the DCP are equivalent to the fixed terminals of a mechanical potentiometer (RH and RL pins). The RW pin of the DCP is connected to intermediate nodes, and is equivalent to the wiper terminal of a mechanical potentiometer. The position of the wiper terminal within the DCP is controlled by an 8-bit volatile Wiper Register (WR). When the WR of the DCP contains all zeroes (WR<7:0>: 00h), its wiper terminal (RW) is closest to its "Low" terminal (RL). When the WR of the DCP contains all ones (WR<7:0>: FFh), its wiper terminal (RW) is closest to its "High" terminal (RH). As the value of the WR increases from all zeroes (00h) to all ones (255 decimal), the wiper moves monotonically from the position closest to RL to the closest to RH. At the same time, the resistance between RW and RL increases monotonically, while the resistance between RH and RW decreases monotonically.

While the ISL90810 is being powered up, The WR is reset to 80h (128 decimal), which locates RW roughly at the center between RL and RH.

The WR can be read or written to directly using the I²C serial interface as described in the following sections. The I²C interface Address Byte has to be set to 00hex to access the WR.




FIGURE 14. LARGE SIGNAL SETTLING TIME

I²C Serial Interface

The ISL90810 supports a bidirectional bus oriented protocol. The protocol defines any device that sends data onto the bus as a transmitter and the receiving device as the receiver. The device controlling the transfer is a master and the device being controlled is the slave. The master always initiates data transfers and provides the clock for both transmit and receive operations. Therefore, the ISL90810 operates as a slave device in all applications.

All communication over the I^2C interface is conducted by sending the MSB of each byte of data first.

Protocol Conventions

Data states on the SDA line must change only during SCL LOW periods. SDA state changes during SCL HIGH are reserved for indicating START and STOP conditions (See Figure 15). On power-up of the ISL90810 the SDA pin is in the input mode.

All I²C interface operations must begin with a START condition, which is a HIGH to LOW transition of SDA while SCL is HIGH. The ISL90810 continuously monitors the SDA and SCL lines for the START condition and does not respond to any command until this condition is met (See Figure 15). A START condition is ignored during the power-up for the device.

All I^2C interface operations must be terminated by a STOP condition, which is a LOW to HIGH transition of SDA while SCL is HIGH (See Figure 15) A STOP condition at the end of a read operation, or at the end of a write operation places the device in its standby mode.

An ACK, Acknowledge, is a software convention used to indicate a successful data transfer. The transmitting device, either master or slave, releases the SDA bus after transmitting eight bits. During the ninth clock cycle, the receiver pulls the SDA line LOW to acknowledge the reception of the eight bits of data (See Figure 16). The ISL90810 responds with an ACK after recognition of a START condition followed by a valid Identification Byte, and once again after successful receipt of an Address Byte. The ISL90810 also responds with an ACK after receiving a Data Byte of a write operation. The master must respond with an ACK after receiving a Data Byte of a read operation.

A valid Identification Byte contains 0101000 as the seven MSBs. The LSB is the Read/Write bit. Its value is "1" for a Read operation, and "0" for a Write operation (See Table 2)

The address byte is set to 00h and follows the identification byte. Read and write operations always point to address 00h, indicating the WR for the device.

TABLE 1.	IDENTIFICATION	BYTE	FORMAT
IADEE I.	DENTITION		

0	1	0	1	0	0	0	R/W
(MSB)							(LSB)

Write Operation

A Write operation requires a START condition, followed by a valid Identification Byte, a valid Address Byte, a Data Byte, and a STOP condition. After each of the three bytes, the ISL90810 respnds with an ACK. At this time the device enters its standby state (See Figure 17).

Data Protection

A valid Identification Byte. Address Byte, and total number of SCL pulses act as a protection for the registers. During a Write sequence, the Data Byte is loaded into an internal shift register as it is received. The Data Byte is transferred to the Wiper Register (WR) at the falling edge of the SCL pulse that loads the last bit (LSB) of the Data Byte.

Read Operation

A Read operation consists of a three byte instruction followed by one Data Byte (See Figure 18). The master initiates the operation issuing the following sequence: a START, the identification byte with the R/W bit set to "0", an Address Byte, a second START, and a second Identification byte with the R/W bit set to "1". After each of the three bytes, the ISL90810 responds with an ACK. The the ISL90810 transmits Data Bytes as long as the master responds with an ACK during the SCL cycle following the eighth bit of each byte. The master terminates the read operation (issuing a ACK and a STOP condition) following the last bit of the Data Byte (See Figure 18).







FIGURE 15. VALID DATA CHANGES, START, AND STOP CONDITIONS







MSOP Packaging Information



8-Lead Plastic, MSOP, Package Code U8

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com