

Low Voltage, 0.5 Ω, Dual SPDT Analog Switch

DESCRIPTION

The DG2735/2736 are low voltage, low on-resistance, dual single-pole/double-throw (SPDT) monolithic CMOS analog switches designed for high performance switching of analog signals. Combining low-power, high speed, low on-resistance, and small package size, the DG2735/2736 are ideal for portable and battery power applications.

The DG2735/2736 have an operation range from 1.65 V to 4.3 V single supply. The DG2735 has two separate control pins with for the separated two SPDT switched. The DG2736 has an EN pin. All switches are at high impedance mode when the EN is high.

The DG2735/2736 are guaranteed 1.65 V logic compatible, allowing the easy interface with low voltage DSP or MCU control logic and ideal for one cell Li-ion battery direct power.

The switch conducts signals within power rails equally well in both directions when on, and blocks up to the power supply level when off. Break-before-make is guaranteed.

The DG2735/2736 are built on Vishay Siliconix's sub micron CMOS low voltage process technology and provides greater than 300 mA latch-up protection, as tested per JESD78.

As a committed partner to the community and the environment, Vishay Siliconix manufactures this product with lead (Pb)-free device terminations. DG2735/2736 are offered in a miniQFN package. The miniQFN package has a nickel-palladium-gold device termination and is represented by the lead (Pb)-free "-E4" suffix. The nickel-palladium-gold device terminations meet all JEDEC standards for reflow and MSL ratings.

FEATURES

- Low Voltage Operation (1.65 V to 4.3 V)
- Low On-Resistance - r_{ON} : 0.5 Ω at 2.7 V
- Fast Switching: T_{ON} = 55 ns at 2.7 V
- T_{OFF} = 40 ns at 2.7 V
- Latch-Up Current > 300 mA (JESD78)


RoHS
COMPLIANT


BENEFITS

- Reduced Power Consumption
- High Accuracy
- Reduce Board Space
- TTL/1.65 V Logic Compatible

APPLICATIONS

- Cellular Phones
- Speaker Headset Switching
- Audio and Video Signal Routing
- PCMCIA Cards
- Battery Operated Systems
- Portable media player
- Handheld test instruments

FUNCTIONAL BLOCK DIAGRAM AND PIN CONFIGURATION



Device Marking: Ax for DG2735
Bx for DG2736
x = Date/Lot Traceability Code



TRUTH TABLE			
Logic	EN (DG2736 only)	NC1, 2	NO1, 2
0	1	OFF	OFF
1	1	OFF	OFF
0	0	ON	OFF
1	0	OFF	ON

ORDERING INFORMATION		
Temp Range	Package	Part Number
- 40 to 85°C	miniQFN10	DG2735DTN-T1-E4 DG2736DTN-T1-E4

ABSOLUTE MAXIMUM RATINGS $T_A = 25\text{ }^\circ\text{C}$, unless otherwise noted				
Parameter		Symbol	Limit	Unit
Reference to GND	V+		- 0.3 to 5.0	V
	IN, COM, NC, NO ^a		- 0.3 to (V+ + 0.3)	
Current (Any terminal except NO, NC or COM)			30	mA
Continuous Current (NO, NC, or COM)			± 250	
Peak Current (Pulsed at 1 ms, 10 % duty cycle)			± 500	
Storage Temperature (D Suffix)			- 65 to 150	°C
Power Dissipation (Packages) ^b	miniQFN10 ^c		208	mW

Notes:

- a. Signals on NC, NO, or COM or IN exceeding V+ will be clamped by internal diodes. Limit forward diode current to maximum current ratings.
- b. All leads welded or soldered to PC Board.
- c. Derate 4.0 mW/C above 70 °C.



SPECIFICATIONS (V+ = 3 V)								
Parameter	Symbol	Test Conditions Unless Otherwise Specified V+ = 3 V, ± 10 %, V _{IN} = 0.4 V or 1.65 V ^e	Temp ^a	Limits - 40 to 85 °C			Unit	
				Min ^b	Typ ^c	Max ^b		
Analog Switch								
Analog Signal Range ^d	V _{analog}	r _{DS(on)}	Full	0		V+	V	
On-Resistance	r _{DS(on)}	V+ = 2.7 V, I _{NO/NC} = 100 mA, V _{COM} = 0.5 V	Room		0.4	0.5	Ω	
		V+ = 2.7 V, I _{NO/NC} = 100 mA, V _{COM} = 1.5 V						
		V+ = 2.7 V, I _{NO/NC} = 100 mA, V _{COM} = 0.5 V	Full		0.5	0.6		
		V+ = 2.7 V, I _{NO/NC} = 100 mA, V _{COM} = 1.5 V						
		V+ = 4.3 V, I _{NO/NC} = 100 mA, V _{COM} = 0.9 V	Room		0.4	0.5		
		V+ = 4.3 V, I _{NO/NC} = 100 mA, V _{COM} = 2.5 V			0.3			
		V+ = 4.3 V, I _{NO/NC} = 100 mA, V _{COM} = 0.9 V	Full		0.5	0.6		
		V+ = 4.3 V, I _{NO/NC} = 100 mA, V _{COM} = 2.5 V						
r _{ON} Match ^d	Δr _{ON}	V+ = 2.7 V, I _{NO/NC} = 100 mA, V _{COM} = 0.5 V, 1.5 V V+ = 4.3 V, I _{NO/NC} = 100 mA, V _{COM} = 0.9 V, 2.5 V	Room		0.06	0.08		
r _{ON} resistance flatness ^d	r _{ON} flatness	V+ = 2.7 V, I _{NO/NC} = 100 mA, V _{COM} = 0.5 V, 1.5 V	Room			0.15		
Switch Off Leakage Current	I _{NO/NC(off)}	V+ = 4.3 V, V _{NO/NC} = 0.3 V/3.0 V, V _{COM} = 3.0 V/0.3 V	Room	- 2		2	nA	
			Full	- 10		10		
	I _{COM(off)}		Room	- 2		2		
			Full	- 10		10		
Channel-On Leakage Current	I _{COM(on)}	V+ = 4.3 V, V _{NO/NC} = 0.3 V/3.0 V, V _{COM} = 3.0 V/0.3 V	Room	- 5		5		
			Full	- 20		20		
Digital Control								
Input High Voltage	V _{INH}			Full	1.65			V
Input Low Voltage	V _{INL}		Full			0.4		
Input Capacitance	C _{IN}		Full		6		pF	
Input Current	I _{INL} or I _{INH}	V _{IN} = 0 or V+	Full	- 1		1	μA	
Dynamic Characteristics								
Break-Before-Make Time ^e	t _{BBM}	V+ = 3.6 V, V _{NO} , V _{NC} = 1.5 V, R _L = 50 Ω, C _L = 35 pF	Room	1	5		ns	
Turn-On Time ^e	t _{ON}		Room		50	78		
			Full			80		
Turn-Off Time ^e	t _{OFF}		Room		35	58		
			Full			60		
Enable Turn-On Time ^e DG2736 (EN)	t _{ON(EN)}		Room		50	78		
			Full			80		
Enable Turn-Off Time ^e DG2736 (EN)	t _{OFF(EN)}		Room		35	58		
			Full			60		
Off-Isolation ^d	O _{IRR}		R _L = 50 Ω, C _L = 5 pF, f = 100 kHz	Room		- 70		
Crosstalk ^d	X _{TALK}				- 70			
3dB bandwidth ^d		R _L = 50 Ω, C _L = 5 pF	Room		50		MHz	
NO, NC Off Capacitance ^d	C _{NO(off)}	V _{IN} = 0 V, or V+, f = 1 MHz	Room		55		pF	
	C _{NC(off)}				55			
Channel On Capacitance ^d	C _{NO(on)}					130		
	C _{NC(on)}					130		









SPECIFICATIONS (V+ = 3 V)							
Parameter	Symbol	Test Conditions Unless Otherwise Specified V+ = 3 V, ± 10 %, V _{IN} = 0.4 V or 1.65 V ^e	Temp ^a	Limits - 40 to 85 °C			Unit
				Min ^b	Typ ^c	Max ^b	
Power Supply							
Power Supply Range	V+			1.65		4.3	V
Power Supply Current	I+	V _{IN} = 0 or V+	Full			1.0	µA


Notes:

- a. Room = 25 °C, Full = as determined by the operating suffix.
- b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
- c. Typical values are for design aid only, not guaranteed nor subject to production testing.
- d. Guarantee by design, not subjected to production test.
- e. V_{IN} = input voltage to perform proper function.


Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

TYPICAL CHARACTERISTICS $T_A = 25\text{ }^\circ\text{C}$, unless otherwise noted

 r_{ON} vs. V_{COM} and Supply Voltage

 r_{ON} vs. Analog Voltage and Temperature

 r_{ON} vs. Analog Voltage and Temperature

 r_{ON} vs. Analog Voltage and Temperature

 r_{ON} vs. Analog Voltage and Temperature

Supply Current vs. Temperature


TYPICAL CHARACTERISTICS $T_A = 25\text{ }^\circ\text{C}$, unless otherwise noted




Leakage Current vs. Temperature




Switching Time vs. Temperature




Leakage vs. Analog Voltage



Insertion Loss, Off-Isolation Crosstalk vs. Frequency




Switching Threshold vs. Supply Voltage


TEST CIRCUITS


C_L (includes fixture and stray capacitance)


$$V_{OUT} = V_{COM} \left(\frac{R_L}{R_L + R_{ON}} \right)$$





Logic "1" = Switch On
 Logic input waveforms inverted for switches that have the opposite logic sense.

Figure 1. Switching Time


C_L (includes fixture and stray capacitance)


Figure 2. Break-Before-Make Interval

TEST CIRCUITS



IN depends on switch configuration: input polarity determined by sense of switch.

Figure 3. Charge Injection




Figure 4. Off-Isolation




Figure 5. Channel Off/On Capacitance

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <http://www.vishay.com/ppg?74420>.



Notice

Specifications of the products displayed herein are subject to change without notice. Vishay Intertechnology, Inc., or anyone on its behalf, assumes no responsibility or liability for any errors or inaccuracies.

Information contained herein is intended to provide a product description only. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Vishay's terms and conditions of sale for such products, Vishay assumes no liability whatsoever, and disclaims any express or implied warranty, relating to sale and/or use of Vishay products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright, or other intellectual property right.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications. Customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Vishay for any damages resulting from such improper use or sale.