

# ZL50234 8 Channel Voice Echo Canceller

Data Sheet

## Features

- Independent multiple channels of echo cancellation; from 8 channels of 64 ms to 4 channels of 128 ms with the ability to mix channels at 128 ms or 64 ms in any combination
- Independent Power Down mode for each group of 2 channels for power management
- Fully compliant to ITU-T G.165, G.168 (2000) and (2002) specifications
- Passed AT&T voice quality testing for carrier grade echo cancellers.
- Compatible to ST-BUS and GCI interfaces with 2 Mbps serial PCM data
- PCM coding,  $\mu$ /A-Law ITU-T G.711 or sign magnitude
- Per channel Fax/Modem G.164 2100 Hz or G.165 2100 Hz phase reversal Tone Disable
- Per channel echo canceller parameters control
- Transparent data transfer and mute
- Fast reconvergence on echo path changes
- Fully programmable convergence speeds
- Patented Advanced Non-Linear Processor with high quality subjective performance

#### March 2006

#### Ordering Information

ZL50234/QCC 100 Pin LQFP Trays ZL50234/GDC 208 Ball PBGA Trays ZL50234QCG1 100 Pin LQFP\* Trays, Bake & Drypack \*Pb Free Matte Tin -40°C to +85°C

- Protection against narrow band signal divergence and instability in high echo environments
- +9 dB to -12 dB level adjusters (3 dB steps) at all signal ports
- Offset nulling of all PCM channels
- 10 MHz or 20 MHz master clock operation
- 3.3 V I/O pads and 1.8 V Logic core operation with 5 V tolerant inputs
- IEEE-1149.1 (JTAG) Test Access Port
- ZL50232, ZL50233, ZL50234 and ZL50235 have same pinouts in both LQFP and LBGA packages

#### Applications

- · Voice over IP network gateways
- Voice over ATM, Frame Relay
- T1/E1/J1 multichannel echo cancellation





Figure 1 - ZL50234 Device Overview

1

- · Wireless base stations
- Echo Canceller pools
- DCME, satellite and multiplexer system

# Description

The ZL50234 Voice Echo Canceller implements a cost effective solution for telephony voice-band echo cancellation conforming to ITU-T G.168 requirements. The ZL50234 architecture contains four groups of two echo cancellers (ECA and ECB) which can be configured to provide 2 channels of 64 milliseconds or 1 channel of 128 milliseconds echo cancellation. This provides 8 channels of 64 milliseconds to 4 channels of 128 milliseconds echo cancellation or any combination of the two configurations. The ZL50234 supports ITU-T G.165 and G.164 tone disable requirements.



#### Figure 2 - 100 Pin LQFP

ZL50234

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
A	V <sub>SS</sub>	IC0	V <sub>SS</sub>	c4i O	V <sub>DD1</sub>	IC0	V <sub>SS</sub>	Sout	V <sub>DD1</sub>	IC0	V <sub>SS</sub>	IC0	V <sub>SS</sub>	NC	V <sub>SS</sub>	v <sub>ss</sub>
в	IC0	V <sub>SS</sub>	IC0	V <sub>DD1</sub>	F0i	V <sub>SS</sub>	Rin	V <sub>SS</sub>	Rout	V <sub>DD1</sub>	Sin 〇	v <sub>ss</sub>		V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>
с	IC0	IC0	$\mathbf{v}_{\mathrm{ss}}$	V <sub>DD1</sub>	V <sub>SS</sub>	V <sub>DD2</sub>	V <sub>SS</sub> ●	V <sub>DD1</sub>	v <sub>ss</sub> ●	V <sub>DD1</sub>	$\mathbf{v}_{\mathrm{ss}}$	V <sub>SS</sub> ●	V <sub>SS</sub> ●	V <sub>SS</sub>	NC ●	$\mathbf{v}_{\mathrm{ss}}$
D	NC ●	IC0	$v_{\text{DD1}}$	$\mathbf{v}_{\mathrm{ss}}$	V <sub>DD1</sub>	V <sub>DD2</sub>	V <sub>DD1</sub>	V <sub>SS</sub>	$v_{DD1}$	$\mathbf{v}_{\mathrm{ss}}$	$\mathbf{v}_{\mathrm{DD1}}$	V <sub>SS</sub>	V <sub>SS</sub> ●	V <sub>DD1</sub>	NC ●	A10 〇
Е	NC ●	IC0	$\mathbf{v}_{\mathrm{ss}}$	$\mathbf{v}_{\mathrm{ss}}$									V <sub>DD1</sub>	$v_{ss}$	IC0	<b>A9</b> 〇
F	NC ●	NC ●	$\mathbf{v}_{\mathrm{DD1}}$	V <sub>DD1</sub>			Z	2L50	234/	GD			V <sub>SS</sub>	V <sub>DD1</sub>	IC0	A8 〇
G	NC ●	MCLK	V <sub>SS</sub>	V <sub>SS</sub>			V <sub>SS</sub>	V <sub>SS</sub>	$v_{ss}$	V <sub>SS</sub>			V <sub>DD2</sub>	V <sub>DD2</sub>	NC ●	<b>A7</b>
н	NC ●	Fsel	$v_{DD1}$	$\mathbf{v}_{\mathrm{DD1}}$			V <sub>SS</sub> ●	v <sub>ss</sub> ●	V <sub>SS</sub> ●	$v_{ss}$			V <sub>SS</sub> ●	$v_{ss}$	NC ●	A6 〇
J	NC ●	IC0	V <sub>DD2</sub>	V <sub>DD2</sub>			V <sub>SS</sub>	$v_{ss}$	$v_{ss}$	$\mathbf{v}_{\mathrm{ss}}$			V <sub>DD1</sub> ●	V <sub>DD1</sub>	NC ●	A5 〇
к	NC ●	IC0	PLLVSS	SPLLVDI O	D		V <sub>SS</sub>	v <sub>ss</sub> ●	V <sub>SS</sub>	$v_{ss}$			V <sub>SS</sub>	$\overset{\rm V_{SS}}{\bullet}$	NC ●	<b>A4</b> 〇
L	NC ●	NC	$\mathbf{v}_{\mathrm{ss}}$	V <sub>SS</sub> ●									V <sub>DD1</sub>	V <sub>DD1</sub>	NC	A3 〇
м	TDI O	TMS O	V <sub>DD1</sub>	$V_{DD1}$									V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	<b>A2</b> 〇
N		TRST	$\mathbf{v}_{\mathrm{ss}}$	$\overset{\rm V_{SS}}{\bullet}$	V <sub>SS</sub>	V <sub>DD1</sub>	V <sub>SS</sub>	V <sub>DD1</sub>	V <sub>SS</sub>	V <sub>DD1</sub>	$v_{ss}$	V <sub>DD2</sub>	$v_{ss}$	V <sub>DD1</sub>	$\mathbf{v}_{\mathrm{DD1}}$	A1 ()
Ρ	тск О	V <sub>SS</sub>	V <sub>SS</sub>	$\mathbf{v}_{\mathrm{DD1}}$	V <sub>SS</sub>	V <sub>DD1</sub>	V <sub>SS</sub>	V <sub>DD1</sub>	V <sub>SS</sub> ●	$\mathbf{v}_{\mathrm{DD1}}$	v <sub>ss</sub> ●	V <sub>DD2</sub>	$\mathbf{v}_{\mathrm{ss}}$	$\mathbf{v}_{\mathrm{ss}}$	$\mathbf{V}_{\mathrm{DD1}}$	<b>A0</b> 〇
R	IC0	V <sub>SS</sub>	RESET	VDD1	R/₩ ○	V <sub>DD1</sub>	DTA O	V <sub>DD1</sub>		V <sub>DD1</sub>	DS O	V <sub>DD1</sub>	<del>cs</del> ○	$\mathbf{v}_{\mathrm{ss}}$	V <sub>SS</sub> ●	V <sub>SS</sub>
т	V <sub>SS</sub>		V <sub>SS</sub>	<b>D1</b> O	V <sub>DD1</sub>	D2 〇	V <sub>SS</sub>	D3 〇	D4 〇	V <sub>SS</sub>	D5 〇	V <sub>DD1</sub>	D6 〇	V <sub>SS</sub>	<b>D7</b>	$\mathbf{v}_{\mathrm{ss}}$

Figure 3 - 208 Ball LBGA

# **Table of Contents**

1.0 Change Summary
2.0 Device Overview
2.1 Adaptive Filter
2.2 Double-Talk Detector
2.3 Path Change Detector
2.4 Non-Linear Processor (NLP)
2.5 Disable Tone Detector
2.6 Instability Detector
2.7 Narrow Band Signal Detector (NBSD)
2.8 Offset Null Filter
2.9 Adjustable Level Pads
2.10 ITU-T G.168 Compliance
3.0 Device Configuration
3.1 Normal Configuration
3.2 Back-to-Back Configuration
3.3 Extended Delay Configuration
4.0 Echo Canceller Functional States
4.1 Mute
4.2 Bypass
4.3 Disable Adaptation
4.4 Enable Adaptation
5.0 ZL50234 Throughput Delay
6.0 Serial PCM I/O channels
6.1 Serial Data Interface Timing
7.0 Memory Mapped Control and Status registers
7.1 Normal Configuration.
7.2 Extended Delay Configuration.
7.3 Back-to-Back Configuration
7.4 Power Up Sequence
7.5 Power management
7.6 Call Initialization.
7.7 Interrupts
8.0 JTAG Support
8.1 Test Access Port (TAP)
8.2 Instruction Register
8.3 Test Data Registers
9.0 Register Description
3.0 Register Description

# List of Figures

Figure 1 - ZL50234 Device Overview	1
Figure 2 - 100 Pin LQFP	2
Figure 3 - 208 Ball LBGA	3
Figure 4 - Functional Block Diagram	. 10
Figure 5 - Disable Tone Detection	. 13
Figure 6 - Normal Device Configuration (64 ms)	. 15
Figure 7 - Back-to-Back Device Configuration (64 ms)	. 16
Figure 8 - Extended Delay Configuration (128 ms)	. 16
Figure 9 - ST-BUS and GCI Interface Channel Assignment for 2 Mbps Data Streams	. 18
Figure 10 - Memory Mapping.	. 21
Figure 11 - Power Up Sequence Flow Diagram	. 22
Figure 12 - The MU Profile	. 28
Figure 13 - ST-BUS Timing at 2.048 Mbps	. 39
Figure 14 - GCI Interface Timing at 2.048 Mbps	. 40
Figure 15 - Output Driver Enable (ODE)	. 40
Figure 16 - Master Clock	. 40
Figure 17 - Motorola Non-Multiplexed Bus Timing	. 41

# List of Tables

Table 1 - Comparison of NLP Types	12
Table 2 - Quiet PCM Code Assignment	
Table 3 - Memory Mapping of Per Channel Control and Status Registers	19
Table 4 - Group and Channel allocation.	20

# 1.0 Change Summary

Changes from March 2005 Issue to March 2006 Issue. Page, section, figure and table numbers refer to this current issue.

Page	Item	Change
1		Updated Ordering Information

#### **Pin Description**

DIN	PIN #							
PIN Name	208-Ball LBGA	100 PIN LQFP	Description					
V <sub>SS</sub>	A1, A3,A7,A11, A13, A15, A16, B2, B6, B8, B12, B14, B15, B16, C3, C5, C7, C9, C11, C12, C13, C14, C16, D4, D8, D10, D12, D13, E3, E4, E14, F13, G3, G4, G7, G8, G9, G10, H7, H8, H9, H10, H13, H14, J7, J8, J9, J10, K7, K8, K9, K10, K13, K14, L3, L4, M13, M14, M15, N3, N4, N5, N7, N9, N11, N13, P2, P3, P5, P7, P9,P11, P13, P14, R2, R14, R15, R16, T1, T3, T7, T10, T14, T16	5, 18, 32, 42, 56, 69, 81, 98	Ground.					
V <sub>DD1</sub>	A5, A9, B10, C4, C8, B4, C10, D3, D5, D7, D9, D11, D14, E13, F3, F4, F14, H3, H4, J13, J14, L13, L14, M3, M4, N6, N8, N10, N14, N15, P4, P6, P8, P10, P15, R4, R6, R8, R10, R12, T5, T12	27, 48, 77, 100	Positive Power Supply V <sub>DD1.</sub> Nominally 3.3 V.					
V <sub>DD2</sub>	C6, D6, J3, J4, N12, P12, G13, G14	14, 37, 64, 91	Positive Power Supply V <sub>DD2</sub> . Nominally 1.8 V.					
ICO	E15, F15, A12, A10, A6, A2, B1, B3, C1, C2, D2, E2, J2, K2, R1		Internal Connection. These pins must be connected to $V_{SS}$ for normal operation.					

# Pin Description (continued)

DIN	PIN #							
PIN Name	208-Ball LBGA	100 PIN LQFP	Description					
NC	A14, C15, D1, D15, E1, F1, G1, G15, H1, H15, J1, J15, K1, K15,L1,L15,F2,L2	24, 25, 26, 44, 45, 46, 47, 49, 51, 52, 53, 54, 55, 73, 74, 75, 76, 78, 79, 80, 82, 83, 84, 85, 89, 99, 50	•					
ĪRQ	R9	9	<b>Interrupt Request (Open Drain Output).</b> This output goes low when an interrupt occurs in any channel. IRQ returns high when all the interrupts have been read from the Interrupt FIFO Register. A pull-up resistor (1 K typical) is required at this output.					
DS	R11	10	<b>Data <u>Strobe</u> (Input)</b> . This active low input works in conjunction with $\overline{\text{CS}}$ to enable the read and write operations.					
CS	R13	11	<b>Chip Select (Input).</b> This active low input is used by a microprocessor to activate the microprocessor port.					
R/W	R5	12	<b>Read/Write (Input)</b> . This input controls the direction of the data bus lines (D7-D0) during a microprocessor access.					
DTA	R7	13	<b>Data Transfer Acknowledgment (Open Drain Output)</b> . This active low output indicates that a data bus transfer is completed. A pull-up resistor (1K typical) is required at this output.					
D0D7	T2,T4,T6,T8,T9,T11, T13,T15	15, 16, 17, 19, 20, 21, 22, 23	<b>Data Bus D0 - D7 (Bidirectional)</b> . These pins form the 8-bit bidirectional data bus of the microprocessor port.					
A0A10	P16,N16,M16,L16,K16, J16,H16,G16,F16,E16, D16	28, 29, 30, 31, 33, 34, 35, 36, 38, 39, 40	<b>Address A0 to A10 (Input)</b> . These inputs provide the A10 - A0 address lines to the internal registers.					
ODE	B13	57	Output Drive Enable (Input). This input pin is logically AND'd with the ODE bit-6 of the Main Control Register. When both ODE bit and ODE input pin are high, the Rout and Sout ST-BUS outputs are enabled. When the ODE bit is low or the ODE input pin is low, the Rout and Sout ST-BUS outputs are high impedance.					
Sout	A8	58	Send PCM Signal Output (Output). Port 1 TDM data output streams. Sout pin outputs serial TDM data streams at 2.048 Mbps with 8 channels per stream.					
Rout	В9	59	<b>Receive PCM Signal Output (Output)</b> . Port 2 TDM data output streams. Rout pin outputs serial TDM data streams at 2.048 Mbps with 8 channels per stream.					
Sin	B11	60	<b>Send PCM Signal Input (Input).</b> Port 2 TDM data input streams. Sin pin receives serial TDM data streams at 2.048 Mbps with 8 channels per stream.					

# Pin Description (continued)

	PIN #							
PIN Name	208-Ball LBGA	100 PIN LQFP	Description					
Rin	Β7	61	<b>Receive PCM Signal Input (Input).</b> Port 1 TDM data input streams. Rin pin receives serial TDM data streams at 2.048 Mbps with 8 channels per stream.					
F0i	B5	62	<b>Frame Pulse (Input).</b> This input accepts and automatically identifies frame synchronization signals formatted according to ST-BUS or GCI interface specifications.					
C4i	A4	63	Serial Clock (Input). 4.096 MHz serial clock for shifting data in/out on the serial streams (Rin, Sin, Rout, Sout).					
MCLK	G2	90	<b>Master Clock (Input).</b> Nominal 10 MHz or 20 MHz Master Cloc input. May be connected to an asynchronous (relative to frame signal) clock source.					
Fsel	H2	92	<b>Frequency select (Input).</b> This input selects the Master Clock frequency operation. When Fsel pin is low, nominal 20 MHz Master Clock input must be applied. When Fsel pin is high, nominal 10 MHz Master Clock input must be applied.					
PLLVss1 PLLVss2	K3	97, 95	PLL Ground. Must be connected to V <sub>SS</sub>					
PLLV <sub>DD</sub>	K4	96	<b>PLL Power Supply.</b> Must be connected to $V_{DD2}$ = 1.8 V					
TMS	M2	1	<b>Test Mode Select (3.3 V Input).</b> JTAG signal that controls the state transitions of the TAP controller. This pin is pulled high by an internal pull-up when not driven.					
TDI	M1	2	<b>Test Serial Data In (3.3 V Input).</b> JTAG serial test instructions and data are shifted in on this pin. This pin is pulled high by an internal pull-up when not driven.					
TDO	N1	3	<b>Test Serial Data Out (Output).</b> JTAG serial data is output on this pin on the falling edge of TCK. This pin is held in high impedance state when JTAG scan is not enabled.					
тск	P1	4	Test Clock (3.3 V Input). Provides the clock to the JTAG test logic.					
TRST	N2	6	<b>Test Reset (3.3 V Input).</b> Asynchronously initializes the JTAG TAP controller by putting it in the Test-Logic-Reset state. This pin should be pulsed low on power-up or held low, to ensure that the ZL50234 is in the normal functional mode. This pin is pulled by an internal pull-down when not driven.					
RESET	R3	8	<b>Device Reset (Schmitt Trigger Input).</b> An active low resets the device and <u>puts the</u> ZL50234 into a low-power stand-by mode. When the RESET pin is returned to logic high and a clock is applied to the MCLK pin, the device will automatically execute initialization routines, which preset all the Main Control and Status Registers to their default power-up values.					


# 2.0 Device Overview

The ZL50234 architecture contains eight echo cancellers divided into four groups. Each group has two echo cancellers, Echo Canceller A and Echo Canceller B. Each group can be configured in Normal, Extended Delay or Back-to-Back configurations. In **Normal configuration**, a group of echo cancellers provides two channels of 64 ms echo cancellation, which run independently on different channels. In **Extended Delay** configuration, a group of echo cancellers achieves 128 ms of echo cancellation by cascading the two echo cancellers (A & B). In **Back-to-Back** configuration, the two echo cancellers from the same group are positioned to cancel echo coming from both directions in a single channel, providing full-duplex 64 ms echo cancellation.

Each echo canceller contains the following main elements (see Figure 4).

- Adaptive Filter for estimating the echo channel
- Subtractor for cancelling the echo
- · Double-Talk detector for disabling the filter adaptation during periods of double-talk
- · Path Change detector for fast reconvergence on major echo path changes
- · Instability Detector to combat instability in very low ERL environments
- Patented Advanced Non-Linear Processor for suppression of residual echo, with comfort noise injection
- · Disable Tone Detectors for detecting valid disable tones at send and receive path inputs
- Narrow-Band Detector for preventing Adaptive Filter divergence from narrow-band signals
- · Offset Null filters for removing the DC component in PCM channels
- +9 to -12 dB level adjusters at all signal ports
- Parallel controller interface compatible with Motorola microcontrollers
- PCM encoder/decoder compatible with  $\mu$ /A-Law ITU-T G.711 or Sign-Magnitude coding

Each echo canceller in the ZL50234 has four functional states: *Mute, Bypass, Disable Adaptation* and *Enable Adaptation*. These are explained in the section entitled Echo Canceller Functional States.





## 2.1 Adaptive Filter

The adaptive filter adapts to the echo path and generates an estimate of the echo signal. This echo estimate is then subtracted from Sin. For each group of echo cancellers, the adaptive filter is a 1024 tap FIR adaptive filter which is divided into two sections. Each section contains 512 taps providing 64 ms of echo estimation. In **Normal configuration**, the first section is dedicated to channel A and the second section to channel B. In **Extended Delay configuration**, both sections are cascaded to provide 128 ms of echo estimation in channel A. In **Back-to Back configuration**, the first section is used in the receive direction and the second section is used in the transmit direction for the same channel.

## 2.2 Double-Talk Detector

Double-Talk is defined as those periods of time when signal energy is present in both directions simultaneously. When this happens, it is necessary to disable the filter adaptation to prevent divergence of the Adaptive Filter coefficients. Note that when double-talk is detected, the adaptation process is halted but the echo canceller continues to cancel echo using the previous converged echo profile. A double-talk condition exists whenever the relative signal levels of Rin (Lrin) and Sin (Lsin) meet the following condition:

$$Lsin > Lrin + 20log_{10}(DTDT)$$

where DTDT is the Double-Talk Detection Threshold. Lsin and Lrin are signal levels expressed in dBm0.

A different method is used when it is uncertain whether Sin consists of a low level double-talk signal or an echo return. During these periods, the adaptation process is slowed down but it is not halted. The slow convergence speed is set using the Slow sub-register in Control Register 4. During slow convergence, the adaptation speed is reduced by a factor of 2<sup>Slow</sup> relative to normal convergence for non-zero values of Slow. If Slow equals zero, adaptation is halted completely.

In the G.168 standard, the echo return loss is expected to be at least 6 dB. This implies that the Double-Talk Detector Threshold (DTDT) should be set to 0.5 (-6 dB). However, in order to achieve additional guardband, the DTDT is set internally to 0.5625 (-5 dB).

In some applications the return loss can be higher or lower than 6 dB. The ZL50234 allows the user to change the detection threshold to suit each application's need. This threshold can be set by writing the desired threshold value into the DTDT register.

The DTDT register is 16 bits wide. The register value in hexadecimal can be calculated with the following equation:

$$DTDT_{(hex)} = hex(DTDT_{(dec)} * 32768)$$

where  $0 < DTDT_{(dec)} < 1$ 

Example:For DTDT = 0.5625 (-5 dB), the

hexadecimal value becomes

*hex*(0.5625 \* 32768) = 4800<sub>hex</sub>

#### 2.3 Path Change Detector

Integrated into the ZL50234 is a Path Change Detector. This permits fast reconvergence when a major change occurs in the echo channel. Subtle changes in the echo channel are also tracked automatically once convergence is achieved, but at a much slower speed.

The Path Change Detector is activated by setting the PathDet bit in Control Register 3 to "1". An optional path

clearing feature can be enabled by setting the PathClr bit in Control Register 3 to "1". With path clearing turned on, the existing echo channel estimate will also be cleared (i.e., the adaptive filter will be filled with zeroes) upon detection of a major path change.

#### 2.4 Non-Linear Processor (NLP)

After echo cancellation, there is always a small amount of residual echo which may still be audible. The ZL50234 uses **Zarlink's patented Advanced NLP** to remove residual echo signals which have a level lower than the Adaptive Suppression Threshold (TSUP in G.168). This threshold depends upon the level of the Rin (Lrin) reference signal as well as the programmed value of the Non-Linear Processor Threshold register (NLPTHR). TSUP can be calculated by the following equation:

#### $TSUP = Lrin + 20log_{10}(NLPTHR)$

where NLPTHR is the Non-Linear Processor Threshold register value and Lrin is the relative power level expressed in dBm0. The NLPTHR register is 16 bits wide. The register value in hexadecimal can be calculated with the following equation:

$$NLPTHR_{(hex)} = hex(NLPTHR_{(dec)} * 32768)$$

where 0 < NLPTHR<sub>(dec)</sub> < 1

When the level of residual error signal falls below TSUP, the NLP is activated further attenuating the residual signal by an additional 30 dB. To prevent a perceived decrease in background noise due to the activation of the NLP, a spectrally-shaped comfort noise, equivalent in power level to the background noise, is injected. This keeps the perceived noise level constant. Consequently, the user does not hear the activation and de-activation of the NLP.

The NLP processor can be disabled by setting the NLPDis bit to "1" in Control Register 2.

The comfort noise injector can be disabled by setting the INJDis bit to "1" in Control Register 1. It should be noted that the NLPTHR is valid and the comfort noise injection is active only when the NLP is enabled.

The patented Advanced NLP provides a number of new and improved features over the original NLP found in previous generation devices. Differences between the Advanced NLP and the original NLP are summarized in Table 1.

Feature	Register or Bit(s)	Advanced NLP Default Value	Original NLP Default Value
NLP Selection	NLPSel (Control Register 3)	1	0 (feature not supported)
Reject uncanceled echo as noise	NLRun1 (Control Register 3)	1	0 (feature not supported)
Reject double-talk as noise	NLRun2 (Control Register 3)	1	0 (feature not supported)
Noise level estimator ramping scheme	InjCtrl (Control Register 3)	1	0 (feature not supported)
Noise level ramping rate	NLInc (Noise Control)	5(hex)	C(hex)
Noise level scaling	Noise Scaling	16(hex)	74(hex)

#### Table 1 - Comparison of NLP Types

The NLPSel bit in Control Register 3 selects which NLP is used. A "1" will select the Advanced NLP, "0" selects the original NLP. (See page 29 - Control Register 3 bit description)

The Advanced NLP uses a new noise ramping scheme to quickly and more accurately estimate the background noise level. The noise ramping method of the original NLP can also be used. The InjCtrl bit in Control Register 3 selects the ramping scheme.

The NLInc sub-register in Noise Control is used to set the ramping speed. When InjCtrl = 1 (such as with the Advanced NLP), a lower value will give faster ramping. When InjCtrl = 0 (such as with the original NLP), a higher value will give faster ramping. NLInc is a 4 bit value, so only values from 0 to F(hex) are valid.

The Noise Scaling register can be used to adjust the relative volume of the comfort noise. Lowering this value will scale the injected noise level down, conversely, raising the value will scale the comfort noise up. Due to differences in the noise estimator operation, the Advanced NLP requires a different scaling value than the original NLP.

IMPORTANT NOTE: NLInc and the Noise Scaling register have been pre-programmed with G.168 compliant values. Changing these values may result in undesirable comfort noise performance!

The Advanced NLP also contains safeguards to prevent double-talk and uncancelled echo from being mistaken for background noise. These features were not present in the original NLP. They can be disabled by setting the NLRun1 and NLRun2 bits in Control Register 3 to "0".

#### 2.5 Disable Tone Detector

The G.165 recommendation defines the disable tone as having the following characteristics: 2100 Hz ( $\pm$ 21 Hz) sine wave, a power level between -6 to -31 dBm0, and a phase reversal of 180 degrees ( $\pm$  25 degrees) every 450 ms ( $\pm$ 25 ms). If the disable tone is present for a minimum of one second with at least one phase reversal, the Tone Detector will trigger.

The G.164 recommendation defines the disable tone as a 2100 Hz ( $\pm$ 21 Hz) sine wave with a power level between 0 to -31 dBm0. If the disable tone is present for a minimum of 400 ms, with or without phase reversal, the Tone Detector will trigger.

The ZL50234 has two Tone Detectors per channel (for a total of 16) in order to monitor the occurrence of a valid disable tone on both Rin and Sin. Upon <u>detection</u> of a disable tone, TD bit of the Status Register will indicate logic high and an interrupt is generated (e.g., IRQ pin low). Refer to Figure 5 and to the **Interrupts** section.




Figure 5 - Disable Tone Detection

Once a Tone Detector has been triggered, there is no longer a need for a valid disable tone (G.164 or G.165) to maintain Tone Detector status (i.e., TD bit high). The Tone Detector status will only release (e.g., TD bit low) if the signals Rin and Sin fall below -30 dBm0, in the frequency range of 390 Hz to 700 Hz, and below -34 dBm0, in the

frequency range of 700 Hz to 3400 Hz, for at least 400 ms. Whenever a Tone Detector releases, an interrupt is generated (e.g., IRQ pin low).

The selection between G.165 and G.164 tone disable is controlled by the PHDis bit in Control Register 2 on a per channel basis. When the PHDis bit is set to "1", G.164 tone disable requirements are selected.

In response to a valid disable tone, the echo canceller must be switched from the Enable Adaptation state to the Bypass state. This can be done in two ways, automatically or externally. In automatic mode, the Tone Detectors internally control the switching between Enable Adaptation and Bypass states. The automatic mode is activated by setting the AutoTD bit in Control Register 2 to high. In external mode, an external controller is needed to service the interrupts and poll the TD bits in the Status Registers. Following the detection of a disable tone (TD bit high) on a given channel, the external controller must switch the echo canceller from Enable Adaptation to Bypass state.

#### 2.6 Instability Detector

In systems with very low echo channel return loss (ERL), there may be enough feedback in the loop to cause stability problems in the adaptive filter. This instability can result in variable pitched ringing or oscillation. Should this ringing occur, the Instability Detector will activate and suppress the oscillations.

The Instability Detector is activated by setting the RingClr bit in Control Register 3 to "1".

#### 2.7 Narrow Band Signal Detector (NBSD)

Single or dual frequency tones (i.e. DTMF tones) present in the receive input (Rin) of the echo canceller for a prolonged period of time may cause the Adaptive Filter to diverge. The Narrow Band Signal Detector (NBSD) is designed to prevent this by detecting single or dual tones of arbitrary frequency, phase, and amplitude. When narrow band signals are detected, adaptation is halted but the echo canceller continues to cancel echo.

The NBSD will be active regardless of the Echo Canceller functional state. However the NBSD can be disabled by setting the NBDis bit to "1" in Control Register 2.

#### 2.8 Offset Null Filter

Adaptive filters in general do not operate properly when a DC offset is present at any input. To remove the DC component, the ZL50234 incorporates Offset Null filters in both Rin and Sin inputs.

The offset null filters can be disabled by setting the HPFDis bit to "1" in Control Register 2.

#### 2.9 Adjustable Level Pads

The ZL50234 provides adjustable level pads at Rin, Rout, Sin and Sout. This setup allows signal strength to be adjusted both inside and outside the echo path. Each signal level may be independently scaled with anywhere from +9 dB to -12 dB level, in 3 dB steps. Level values are set using the Gains register.

CAUTION: Gain adjustment can help interface the ZL50234 to a particular system in order to provide optimum echo cancellation, but it can also degrade performance if not done carefully. Excessive loss may cause low signal levels and slow convergence. Exercise great care when adjusting these values. Also, due to internal signal routings in Back to Back mode, it is not recommended that gain adjustments be used on Rin or Sout in this mode.

The -12 dB PAD bit in Control Register 1 is still supported as a legacy feature. Setting this bit will provide 12 dB of attenuation at Rin, and override the values in the Gains register.

## 2.10 ITU-T G.168 Compliance

The ZL50234 has been certified G.168 (1997), (2000) and (2002) compliant in all 64 ms cancellation modes (i.e. Normal and Back-to-Back configurations) by in-house testing with the DSPG ECT-1 echo canceller tester.

The ZL50234 has also been tested for G.168 compliance and all voice quality tests at AT&T Labs. The ZL50234 was classified as "carrier grade" echo canceller.

# 3.0 Device Configuration

The ZL50234 architecture contains eight echo cancellers divided into 4 groups. Each group has two echo cancellers which can be individually controlled (Echo Canceller A (ECA) and Echo Canceller B (ECB)). They can be set in three distinct configurations: **Normal, Back-to-Back,** and **Extended Delay**. See Figures 6, 7 and 8.

#### 3.1 Normal Configuration

In Normal configuration, the two echo cancellers (Echo Canceller A and B) are positioned in parallel, as shown in Figure 6, providing 64 milliseconds of echo cancellation in two channels simultaneously.




Figure 6 - Normal Device Configuration (64 ms)

## 3.2 Back-to-Back Configuration

In Back-to-Back configuration, the two echo cancellers from the same group are positioned to cancel echo coming from both directions in a single channel providing full-duplex 64 ms echo cancellation. See Figure 7. This configuration uses only one timeslot on PORT1 and PORT2 and the second timeslot normally associated with ECB contains zero code. Back-to-Back configuration allows a no-glue interface for applications where bidirectional echo cancellation is required.




Figure 7 - Back-to-Back Device Configuration (64 ms)

Back-to-Back configuration is selected by writing a "1" into the BBM bit of Control Register 1 for **both** Echo Canceller A and Echo Canceller B for a given group of echo canceller. Table 4 shows the four groups of two cancellers that can be configured into Back-to-Back.

Examples of Back-to-Back configuration include positioning one group of echo cancellers between a codec and a transmission device or between two codecs for echo control on analog trunks.

#### 3.3 Extended Delay Configuration

In this configuration, the two echo cancellers from the same group are internally cascaded into one 128 milliseconds echo canceller. See Figure 8. This configuration uses only one timeslot on PORT1 and PORT2 and the second timeslot normally associated with ECB contains quiet code.




Figure 8 - Extended Delay Configuration (128 ms)

Extended Delay configuration is selected by writing a "1" into the ExtDI bit in Echo Canceller A, Control Register 1. For a given group, only Echo Canceller A, Control Register 1, has the ExtDI bit. For Echo Canceller B Control Register 1, Bit 0 must always be set to zero.

Table 4 shows the four groups of two cancellers that can each be configured into 64 ms or 128 ms echo tail capacity.

# 4.0 Echo Canceller Functional States

Each echo canceller has four functional states: Mute, Bypass, Disable Adaptation and Enable Adaptation.

#### 4.1 Mute

In Normal and in Extended Delay configurations, writing a "1" into the MuteR bit replaces Rin with quiet code which is applied to both the Adaptive Filter and Rout. Writing a "1" into the MuteS bit replaces the Sout PCM data with quiet code.

	LINEAR 16 bits	SIGN/ MAGNITUDE	CCITT	(G.711)
	2's complement	μ <b>-Law</b>	$\mu$ -Law	A-Law
+Zero (quiet code)	0000 <sub>hex</sub>	80 <sub>hex</sub>	FF <sub>hex</sub>	D5 <sub>hex</sub>

 Table 2 - Quiet PCM Code Assignment

In Back-to-Back configuration, writing a "1" into the MuteR bit of Echo Canceller A, Control Register 2, causes quiet code to be transmitted on Rout. Writing a "1" into the MuteS bit of Echo Canceller A, Control Register 2, causes quiet code to be transmitted on Sout.

In Extended Delay and in Back-to-Back configurations, MuteR and MuteS bits of Echo Canceller B must always be "0". Refer to Figure 4 and to Control Register 2 for bit description.

#### 4.2 Bypass

The Bypass state directly transfers PCM codes from Rin to Rout and from Sin to Sout. When Bypass state is selected, the Adaptive Filter coefficients are reset to zero. Bypass state must be selected for at least one frame (125  $\mu$ s) in order to properly clear the filter.

#### 4.3 Disable Adaptation

When the Disable Adaptation state is selected, the Adaptive Filter coefficients are frozen at their current value. The adaptation process is halted, however, the echo canceller continues to cancel echo.

#### 4.4 Enable Adaptation

In Enable Adaptation state, the Adaptive Filter coefficients are continually updated. This allows the echo canceller to model the echo return path characteristics in order to cancel echo. This is the normal operating state.

The echo canceller functions are selected in Control Register 1 and Control Register 2 through four control bits: MuteS, MuteR, Bypass and AdaptDis. Refer to the Registers Description for details.

# 5.0 ZL50234 Throughput Delay

The throughput delay of the ZL50234 varies according to the device configuration. For all device configurations, Rin to Rout has a delay of two frames and Sin to Sout has a delay of three frames. In Bypass state, the Rin to Rout and Sin to Sout paths have a delay of two frames.

# 6.0 Serial PCM I/O channels

There are two sets of TDM I/O streams, each with channels numbered from 0 to 31. One set of input streams is for Receive (Rin) channels, and the other set of input streams is for Send (Sin) channels. Likewise, one set of output streams is for Rout PCM channels, and the other set is for Sout channels. See Figure 9 for channel allocation.

The arrangement and connection of PCM channels to each echo canceller is a 2 port I/O configuration for each set of PCM Send and Receive channels, as illustrated in Figure 9.

## 6.1 Serial Data Interface Timing

The ZL50234 provides ST-BUS and GCI interface timing. The Serial Interface clock frequency,  $\overline{C4i}$ , is 4.096 MHz. The input and output data rate of the ST-BUS and GCI bus is 2.048 Mbps.

The 8 KHz input frame pulse can be in either ST-BUS or GCI format. The ZL50234 automatically detects the presence of an input frame pulse and identifies it as either ST-BUS or GCI. In ST-BUS format, every second falling edge of the C4i clock marks a bit boundary, and the data is clocked in on the rising edge of C4i, three quarters of the way into the bit cell (See Figure 13). In GCI format, every second rising edge of the C4i clock marks the bit boundary, and data is clocked in on the second falling edge of C4i, half the way into the bit cell (see Figure 14).




Figure 9 - ST-BUS and GCI Interface Channel Assignment for 2 Mbps Data Streams

Base Address +		Echo Canceller A	Ba Addro		Echo Canceller B
MS Byte	LS Byte		MS Byte	LS Byte	
-	00h	Control Reg 1	-	20h	Control Reg 1
-	01h	Control Reg 2	-	21h	Control Reg 2
-	02h	Status Reg	-	22h	Status Reg
-	03h	Reserved	-	23h	Reserved
-	04h	Flat Delay Reg	-	24h	Flat Delay Reg
-	05h	Reserved	-	25h	Reserved
-	06h	Decay Step Size Reg	-	26h	Decay Step Size Reg
-	07h	Decay Step Number	-	27h	Decay Step Number
-	08h	Control Reg 3	-	28h	Control Reg 3
-	09h	Control Reg 4	-	29h	Control Reg 4
-	0Ah	Noise Scaling	-	2Ah	Noise Scaling
-	0Bh	Noise Control	-	2Bh	Noise Control
0Dh	0Ch	Rin Peak Detect Reg	2Dh	2Ch	Rin Peak Detect Reg
0Fh	0Eh	Sin Peak Detect Reg	2Fh	2Eh	Sin Peak Detect Reg
11h	10h	Error Peak Detect Reg	31h	30h	Error Peak Detect Reg
13h	12h	Reserved	33h	32h	Reserved
15h	14h	DTDT Reg	35h	34h	DTDT Reg
17h	16h	Reserved	37h	36h	Reserved
19h	18h	NLPTHR	39h	38h	NLPTHR
1Bh	1Ah	Step Size, MU	3Bh	3Ah	Step Size, MU
1Dh	1Ch	Gains	3Dh	3Ch	Gains
1Fh	1Eh	Reserved	3Fh	3Eh	Reserved

Table 3 - Memory Mapping of Per Channel Control and Status Registers

# 7.0 Memory Mapped Control and Status registers

Internal memory and registers are memory mapped into the address space of the HOST interface. The internal dual ported memory is mapped into segments on a "per channel" basis to monitor and control each individual echo canceller and associated PCM channels. For example, in **Normal configuration**, echo canceller #5 makes use of Echo Canceller B from group 2. It occupies the internal address space from 0A0<sub>hex</sub> to 0BF<sub>hex</sub> and interfaces to PCM channel #5 on all serial PCM I/O streams.

As illustrated in Table 3, the "per channel" registers provide independent control and status bits for each echo canceller. Figure 10 shows the memory map of the control/status register blocks for all echo cancellers.

When **Extended Delay** or **Back-to-Back** configuration is selected, Control Register 1 of ECA and ECB and Control Register 2 of the selected group of echo cancellers require special care. Refer to the Register description section.

Table 4 is a list of the channels used for the 16 groups of echo cancellers when they are configured as **Extended Delay** or **Back-to-Back**.

#### 7.1 Normal Configuration

For a given group (group 0 to 3), 2 PCM I/O channels are used. For example, group 1 Echo Cancellers A and B, channels 2 and 3 are active.

Group	Channels
0	0, 1
1	2, 3
2	4, 5
3	6, 7

Table 4 - Group and Channel allocation

#### 7.2 Extended Delay Configuration

For a given group (group 0 to 3), only one PCM I/O channel is active (Echo Canceller A) and the other channel carries quiet code. For example, group 2, Echo Canceller A (Channel 4) will be active and Echo Canceller B (Channel 5) will carry quiet code.

#### 7.3 Back-to-Back Configuration

For a given group (group 0 to 3), only one PCM I/O channel is active (Echo Canceller A) and the other channel carries quiet code. For example, group 3, Echo Canceller A (Channel 6) will be active and Echo Canceller B (Channel 7) will carry quiet code.

Group 0 Echo	Channel 0, ECA Ctrl/Stat Registers	0000h> 001Fh
Cancellers Registers	Channel 1, ECB Ctrl/Stat Registers	0020h> 003Fh
Group 1 Echo	Channel 2, ECA Ctrl/Stat Registers	0040h> 005Fh
Cancellers Registers	Channel 3, ECB Ctrl/Stat Registers	0060h> 007Fh
Group 2 Echo	Channel 4, ECA Ctrl/Stat Registers	0080h> 009Fh
Cancellers Registers	Channel 5, ECB Ctrl/Stat Registers	00A0h> 00BFh
Group 3 Echo	Channel 6, ECA Ctrl/Stat Registers	01C0h> 01DFh
Cancellers Registers	Channel 7, ECB Ctrl/Stat Registers	01E0h> 01FFh
	Main Control Registers <7:0>	0400h> 0407h
	Interrupt FIFO Register	0410h
	Test Register	0411h
	Reserved Test Register	0412h> FFFFh

Figure 10 - Memory Mapping

#### 7.4 Power Up Sequence

On power up, the  $\overline{\text{RESET}}$  pin must be held low for 100 µs. Forcing the  $\overline{\text{RESET}}$  pin low will put the ZL50234 in power down state. In this state, all internal clocks are halted, D<7:0>, Sout, Rout, DTA and IRQ pins are tristated. The 8 Main Control Registers, the Interrupt FIFO Register and the Test Register are reset to zero.

When the RESET pin returns to logic high and a valid MCLK is applied, the user must wait 500  $\mu$ s for the PLL to lock. C4i and F0i can be active during this period. At this point, the echo canceller must have the internal registers reset to an initial state. This is accomplished by one of two methods. The user can either issue a second hardware reset or perform a software reset. A second hardware reset is performed by driving the RESET pin low for at least 500 ns and no more than 1500 ns before being released. A software reset is accomplished by programming a "1" to each of the PWUP bits in the Main Control Registers, waiting 250  $\mu$ s (2 frames) and then programming a "0" to each of the PWUP bits.

The user must then wait 500  $\mu$ s for the PLL to relock. Once the PLL has locked, the user can power up the 16 groups of echo cancellers individually by writing a "1" into the PWUP bit in Main Control Register of each echo canceller group.

For each group of echo cancellers, when the PWUP bit toggles from zero to one, echo cancellers A and B execute their initialization routine. The initialization routine sets their registers, Base Address+ $00_{hex}$  to Base Address+ $3F_{hex}$ , to the default Reset Value and clears the Adaptive Filter coefficients. Two frames are necessary for the initialization routine to execute properly.

Once the initialization routine is executed, the user can set the per channel Control Registers, Base Address+ $00_{hex}$  to Base Address+ $3F_{hex}$ , for the specific application.




Figure 11 - Power Up Sequence Flow Diagram

#### 7.5 Power management

Each group of echo cancellers can be placed in Power Down mode by writing a "0" into the PWUP bit in their respective Main Control Register. When a given group is in Power Down mode, the corresponding PCM data are bypassed from Rin to Rout and from Sin to Sout with two frames delay. Refer to the Main Control Register section for description.

The typical power consumption can be calculated with the following equation:

$$P_C = 9 * Nb_of_groups + 3.6$$
, in mW

where  $0 \le Nb_of_groups \le 4$ .

# 7.6 Call Initialization

To ensure fast initial convergence on a new call, it is important to clear the Adaptive Filter. This is done by putting the echo canceller in bypass mode for at least one frame (125  $\mu$ s) and then enabling adaptation.

Since the Narrow Band Detector is "ON" regardless of the functional state of Echo Canceller it is recommended that the Echo cancellers are reset before any call progress tones are applied.

## 7.7 Interrupts

The ZL50234 provides an interrupt pin (IRQ) to indicate to the HOST processor when a G.164 or G.165 Tone Disable is detected and released.

Although the ZL50234 may be configured to react automatically to tone disable status on any input PCM voice channels, the user may want for the external HOST processor to respond to Tone Disable information in an appropriate application-specific manner.

Each echo canceller will generate an interrupt when a Tone Disable occurs and will generate another interrupt when a Tone Disable releases.

Upon receiving an IRQ, the HOST CPU should read the Interrupt FIFO Register. This register is a FIFO memory containing the channel number of the echo canceller that has generated the interrupt.

All pending interrupts from any of the echo cancellers and their associated input channel number are stored in this FIFO memory. The IRQ always returns high after a read access to the Interrupt FIFO Register. The IRQ pin will toggle low for each pending interrupt.

After the HOST CPU has received the channel number of the interrupt source, the corresponding per channel Status Register can be read from internal memory to determine the cause of the interrupt (see Table 3 for address mapping of Status register). The TD bit indicates the presence of a Tone Disable.

The MIRQ bit 5 in the Main Control Register 0 masks interrupts from the ZL50234. To provide more flexibility, the MTDBI (bit 4) and MTDAI (bit-3) bits in the Main Control Register<3:0> allow Tone Disable to be masked or unmasked from generating an interrupt on a per channel basis. Refer to the Registers Description section.

# 8.0 JTAG Support

The ZL50234 JTAG interface conforms to the Boundary-Scan standard IEEE1149.1. This standard specifies a design-for-testability technique called Boundary-Scan test (BST). The operation of the Boundary Scan circuitry is controlled by an Test Access Port (TAP) controller. JTAG inputs are **3.3 V** compliant only.

#### 8.1 Test Access Port (TAP)

The TAP provides access to many test functions of the ZL50234. It consists of four input pins and one output pin. The following pins are found on the TAP.

Test Clock Input (TCK)

The TCK provides the clock for the test logic. The TCK does not interfere with any on-chip clock and thus remains independent. The TCK permits shifting of test data into or out of the Boundary-Scan register cells concurrent with the operation of the device and without interfering with the on-chip logic.

Test Mode Select Input (TMS)

The logic signals received at the TMS input are interpreted by the TAP Controller to control the test operations. The TMS signals are sampled at the rising edge of the TCK pulse. This pin is internally pulled to  $V_{DD1}$  when it is not driven from an external source.

Test Data Input (TDI)

Serial input data applied to this port is fed either into the instruction register or into a test data register, depending on the sequence previously applied to the TMS input. Both registers are described in a subsequent section. The received input data is sampled at the rising edge of TCK pulses. This pin is internally pulled to  $V_{DD1}$  when it is not driven from an external source.

Test Data Output (TDO)

Depending on the sequence previously applied to the TMS input, the contents of either the instruction register or data register are serially shifted out towards the TDO. The data from the TDO is clocked on the falling edge of the TCK pulses. When no data is shifted through the Boundary Scan cells, the TDO driver is set to a high impedance state.

• Test Reset (TRST)

This pin is used to reset the JTAG scan structure. This pin is internally pulled to V<sub>SS</sub>.

#### 8.2 Instruction Register

In accordance with the IEEE 1149.1 standard, the ZL50234 uses public instructions. The JTAG Interface contains a 3-bit instruction register. Instructions are serially loaded into the instruction register from the TDI when the TAP Controller is in its shifted-IR state. Subsequently, the instructions are decoded to achieve two basic functions: to select the test data register that will operate while the instruction is current, and to define the serial test data register path, which is used to shift data between TDI and TDO during data register scanning.

## 8.3 Test Data Registers

As specified in IEEE 1149.1, the ZL50234 JTAG Interface contains three test data registers:

- Boundary-Scan register
   The Boundary-Scan register consists of a series of Boundary-Scan cells arranged to form a scan path around the boundary of the ZL50234 core logic.
- Bypass Register

The Bypass register is a single stage shift register that provides a one-bit path from TDI to TDO.

• Device Identification register

The Device Identification register provides access to the following encoded information: device version number, part number and manufacturer's name.

# 9.0 Register Description

	Echo Canceller A (ECA): Control Register 1									
	Power-u	up 00 <sub>hex</sub>		R/W Address: 00 <sub>hex</sub> + Base Address						
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
Reset	INJDis	BBM	PAD	Bypass	AdpDis	0	ExtDI			
		Functio	nal Descript	ion of Regis	ter Bits					
Reset	this bit and clears the Adaptive Filter coefficients.									
INJDis	When high, the noise injection process is disabled. When low noise injection is enabled.									
BBM	When high, the Back to Back configuration is enabled. When low, the Normal configuration is enabled. Note: Do not enable Extended-Delay and BBM configurations at the same time. Always set <b>both</b> BBM bits of the two echo cancellers (Control Register 1) of the same group to the same logic value to avoid conflict.									
PAD	When high, Gains regis	12 dB of atte ter controls the ter control ter control ter controls the ter control t	nuation is ins le signal leve	erted into the s.	Rin to Rout	path. When lo	ow, the			
Bypass	Adaptive Fi	Sin data is by Iter coefficien on both Sout	ts are set to z	ero and the f	ilter adaptatic	on is stopped.	When low,			
AdpDis	•	echo cancell he echo canc	•							
0	Bits marked	l as "1" or "0"	are reserved	bits and shou	uld be written	as indicated.				
ExtDI		Echo Cancel o canceller. V itly.								

	Echo Canceller B (ECB): Control Register 1									
	Power-u	up 02 <sub>hex</sub>		R/W Address: 20 <sub>hex</sub> + Base Address						
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
Reset	INJDis	BBM	PAD	Bypass	AdpDis	1	0			
		Functio	nal Descript	ion of Regis	ter Bits					
Reset	When high, the power-up initialization is executed which presets all register bits including this bit and clears the Adaptive Filter coefficients.									
INJDis	When high, the noise injection process is disabled. When low, noise injection is enabled.									
BBM	When high, the Back to Back configuration is enabled. When low, the Normal configuration is enabled. Note: Do not enable Extended-Delay and BBM configurations at the same time. Always set <b>both</b> BBM bits of the two echo cancellers (Control Register 1) of the same group to the same logic value to avoid conflict.									
PAD		12 dB of atte ter controls th			Rin to Rout	path. When Ic	ow, the			
Bypass	Adaptive Fi	Sin data is by Iter coefficien on both Sout	ts are set to z	ero and the f	ilter adaptatic	n is stopped.	When low,			
AdpDis	When high, echo canceller adaptation is disabled. The Voice Processor cancels echo. When low, the echo canceller dynamically adapts to the echo path characteristics.									
1		l as "1" or "0"								
0	Control Reg	gister 1 (Echo	Canceller B)	Bit 0 is a res	erved bit and	should be wr	itten "0".			

	er-up		ECA: Contro	ol Register 2		R/W Address: 01 <sub>hex</sub> + Base Address				
00	hex		ECB: Contro		ddress: se Address					
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
TDis	PHDis	NLPDis	AutoTD	NBDis	HPFDis	MuteS	MuteR			
Functional Description of Register Bits										
TDis										
PHDis	When high, the tone detectors will trigger upon the presence of a 2100 Hz tone regardless of the presence/absence of periodic phase reversals. When low, the tone detectors will trigger only upon the presence of a 2100 Hz tone with periodic phase reversals.									
NLPDis		the non-linea mally. Useful				non-linear pro	ocessors			
AutoTD	the presence When low, t	the echo can e of 2100 Hz he echo canc z tone detecto	tone. See PH eller algorithm	IDis for qualif	ication of 210	00 Hz tones.				
NBDis	When high, enabled.	the narrow-b	and detector	is disabled. V	Vhen low, the	narrow-band	detector is			
HPFDis	When high, the offset nulling high pass filters are bypassed in the Rin and Sin paths. When low, the offset nulling filters are active and will remove DC offsets on PCM input signals.									
MuteS	When high,	data on Sout	is muted to c	luiet code. W	hen low, Sou	t carries activ	e code.			
MuteR	When high,	data on Rout	is muted to c	quiet code. W	hen low, Rou	t carries activ	ve code.			

Note: In order to correctly write to Control Register 1 and 2 of ECB, it is necessary to write the data twice to the register, one immediately after another. The two writes must be separated by at least 350 ns and no more than 20 us.

Pow	Power-up		ECA: Statu	Read Address: 02 <sub>hex</sub> + Base Address					
00	hex		ECB: Statu	Read Address: 22 <sub>hex</sub> + Base Address					
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Reserve	TD	DTDet	Reserve	Reserve	Reserve	TDG	NB		
		Functio	onal Descript	tion of Regis	ter Bits				
Reserve	Reserved b	Reserved bit							
TD	Logic high i	Logic high indicates the presence of a 2100 Hz tone							
DTDet	Logic high i	ndicates the	presence of a	double-talk c	condition				
Reserve	Reserved b	it							
Reserve	Reserved b	it							
Reserve	Reserved b	it							
TDG	Logic high i	Tone detection status bit gated with the AutoTD bit. (Control Register 2) Logic high indicates that AutoTD has been enabled and the tone detector has detected the presence of a 2100 Hz tone.							
NB	Logic high i	ndicates the	presence of a	narrow-band	signal on Ri	n			

Power-up		EC	CA: Flat Dela	R/W Address: 04 <sub>hex</sub> + Base Address			
00	hex	EC	B: Flat Dela	R/W Address: 24 <sub>hex</sub> + Base Address			
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
FD7	FD6	FD5	FD4	FD3	FD2	FD1	FD0

	Power-up		ecay Step Nı	R/W Address: 07 <sub>hex</sub> + Base Address			
00	hex	ECB: De	ecay Step Ni	R/W Address: 27 <sub>hex</sub> + Base Address			
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
NS7	NS6	NS5	NS4	NS3	NS2	NS1	NS0

Power-up		ECA: Deca	ay Step Size	R/W Address: 06 <sub>hex</sub> + Base Address			
04	hex	ECB: Deca	ay Step Size	R/W Address: 26 <sub>hex</sub> + Base Address			
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0	0	0	0	0	SSC2	SSC1	SSC0

Note: Bits marked with "0" are reserved bits and should be written "0".




Figure 12 - The MU Profile

# **Functional Description of Register Bits**

The Exponential Decay registers (Decay Step Number and Decay Step Size) and Flat Delay register allow the LMS adaptation step-size (MU) to be programmed over the length of the FIR filter. A programmable MU profile allows the performance of the echo canceller to be optimized for specific applications. For example, if the characteristic of the echo response is known to have a flat delay of several milliseconds and a roughly exponential decay of the echo impulse response, then the MU profile can be programmed to approximate this expected impulse response thereby improving the convergence characteristics of the Adaptive Filter. Note that in the following register descriptions, one tap is equivalent to 125  $\mu$ s (64 ms/512 taps).

- FD<sub>7-0</sub> **Flat Delay**: This register defines the flat delay of the MU profile, (i.e., where the MU value is  $2^{-16}$ ). The delay is defined as FD<sub>7-0</sub> x 8 taps. For example; If FD<sub>7-0</sub> = 5, then MU= $2^{-16}$  for the first 40 taps of the echo canceller FIR filter. The valid range of FD<sub>7-0</sub> is:  $0 \le FD_{7-0} \le 64$  in normal mode and  $0 \le FD_{7-0} \le 128$  in extended-delay mode. The default value of FD<sub>7-0</sub> is zero.
- $SSC_{2-0}$  **Decay Step Size Control**: This register controls the step size (SS) to be used during the exponential decay of MU. The decay rate is defined as a decrease of MU by a factor of 2 every SS taps of the FIR filter, where SS = 4 x2<sup>SSC\_{2-0}</sup>. For example; If  $SSC_{2-0}$  = 4, then MU is reduced by a factor of 2 every 64 taps of the FIR filter. The default value of  $SSC_{2-0}$  is  $04_{hex}$ .
- $$\begin{split} \text{NS}_{7\text{-}0} \quad & \textbf{Decay Step Number}: \text{This register defines the number of steps to be used for the decay of MU where each step has a period of SS taps (see SSC_{2-0}). The start of the exponential decay is defined as: Filter Length (512 or 1024) [Decay Step Number (NS_{7-0}) x Step Size (SS)] where SS = 4 x2^{SSC_{2-0}}.\\ \text{For example; If NS}_{7-0}=4 \text{ and } SSC_{2-0}=4, \text{ then the exponential decay start value is } 512 [NS_{7-0} x SS] = 512 [4 x (4x2^4)] = 256 \text{ taps for a filter length of } 512 \text{ taps.} \end{split}$$

	er-up		ECA: Contro			ldress: se Address			
FE	hex		ECB: Contro	R/W Address: 28 <sub>hex</sub> + Base Address					
Bit 7	Bit 6	Bit 5	Bit 4	Bit 2	Bit 1	Bit 0			
NLRun2	InjCtrl	NLRun1	RingClr	Reserve	PathClr	PathDet	NLPSel		
	•	Funct	onal Descrip	tion of Regist	er Bits	•	•		
NLRun2	When high, the comfort noise level estimator actively rejects double-talk as being background noise. When low, the noise level estimator makes no such distinction.								
InjCtrl	Selects whic	Selects which noise ramping scheme is used. See Table below.							
NLRun1	When high, the comfort noise level estimator actively rejects uncancelled echo as being background noise. When low, the noise level estimator makes no such distinction.								
RingClr	When high, t	he instability of	detector is acti	vated. When Ic	ow, the instabil	lity detector is	disabled.		
Reserve	Reserved bit	. Must always	be set to one	for normal ope	eration.				
PathClr									
PathDet	When high, t disabled.	When high, the path change detector is activated. When low, the path change detector is							
NLPSel	When high, t on page 12.		NLP is selecte	ed. When low, t	he original NL	P is selected.	See Table 1		

	Power-up		ECA: Contro		ddress: se Address				
54 <sub>hex</sub>			ECB: Contro	R/W Address: 29 <sub>hex</sub> + Base Address					
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
0	SD2	SD1	SD0	0	Slow2	Slow1	Slow0		
		Funct	ional Descrip	tion of Regis	ter Bits				
0	Must be set	to zero.							
SupDec	convergence	state following		e, Reset or B		remains in a fa on. A value of z			
0	Must be set	to zero.							
Slow	For Slow = 1 normal adap	Must be set to zero. Slow convergence mode speed adjustment.(Bits Slow2, Slow1,Slow0) For Slow = 1, 2,, 7, slow convergence speed is reduced by a factor of 2 <sup>Slow</sup> as compared to normal adaptation. For Slow = 0, no adaptation occurs during slow convergence.							

Power-up 16 <sub>hex</sub>		E	CA: Noise	Scaling (NS	R/W Address: 0A <sub>hex</sub> + Base Address			
10	hex	E	CB: Noise	Scaling (NS	R/W Address: 2A <sub>hex</sub> + Base Address			
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1 Bit C		
NS7	NS6	NS5	NS4	NS3	NS2	NS1	NS0	
	•		Functiona	I Descriptio	on of Regist	ter Bits		
comfort no		fault value o	of 16 <sub>hex</sub> will	provide G.1		alues will increase the ce with the Advanced		

Power-up			ECA: Nois	R/W Address: 0B <sub>hex</sub> + Base Address					
45	hex		ECB: Nois	R/W Address: 2B <sub>hex</sub> + Base Address					
Bit 7	Bit 6	Bit 5	Bit 4	Bit 1	Bit 0				
Reserve	Reserve	Reserve	Reserve Reserve NLInc3 NLInc2 NLInc1 NLInc0						
		Funct	ional Descrip	tion of Regis	ter Bits	•			
Reserve			t to 4 <sub>hex</sub> for no						
NLInc	NLInc Noise level estimator ramping rate. When InjCtrl = 1, a lower value will give faster ramping. When InjCtrl = 0, a higher value will give faster ramping. The default value of 5 <sub>hex</sub> will provide								
			Ctrl = 1. A val						

Pow	ver-up	ECA:	Rin Peak Det	ect Register 2	2 (RP)	Read A 0D <sub>hex</sub> + Bas	
N/A		ECB:	Rin Peak Det	Read Address: 2D <sub>hex</sub> + Base Address			
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
RP15	RP14	RP13	RP12	RP11	RP10	RP9	RP8
		ECB:	Rin Peak Det	ect Register '	1 (RP)	0C <sub>hex</sub> + Bas R/W Ac 2C <sub>hex</sub> + Bas	ldress:
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
RP7	RP6	RP5	RP4	RP3	RP2	RP1	RP0
		Fund	ctional Descr	ription of Reg	ister Bits	•	
is in 16-bit	2's compleme		d format prese	ented in two 8		signal level. Th or each echo car	

Pow	er-up	ECA:	Sin Peak Det		ddress: se Address			
N/A		ECB:	Sin Peak Det	Read Address: 2F <sub>hex</sub> + Base Address				
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
SP15	SP14	SP13	SP12	SP11	SP10	SP9	SP8	
	er-up /A	ECA:	Sin Peak Det	ect Register	1 (SP)	R/W Address: 0E <sub>hex</sub> + Base Address		
		ECB:	Sin Peak Det	R/W Address:				
						2E <sub>hex</sub> + Ba	se Address	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0	
		Funct	ional Descrip	tion of Regis	ter Bits	·		
16-bit 2's co		ar coded forma	at presented ir			al level. The inf n echo cancelle		

Pow	er-up	ECA: E	Error Peak De	tect Register	2 (EP)		ddress: se Address
N/A		ECB: E	Error Peak De	Read Address: 31 <sub>hex</sub> + Base Address			
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
EP15	EP14	EP13	EP12	EP11	EP10	EP9	EP8
	er-up /A		Error Peak De Error Peak De	R/W Address: 10 <sub>hex</sub> + Base Address R/W Address: 30 <sub>hex</sub> + Base Address			
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
EP7	EP6	EP5	EP4	EP3	EP2	EP1	EP0
		Fund	ctional Descri	ption of Regis	ster Bits		
2's compler	ment linear co		sented in two 8			The informatio canceller. The h	

Powe		ECA: Doub	ple-Talk Detect	ion Threshold	Register 2		ddress: se Address
48 <sub>hex</sub>		ECB: Doub	ole-Talk Detect	R/W Address: 35 <sub>hex</sub> + Base Address			
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
DTDT15	DTDT14	DTDT13 DTDT12 DTDT11 DTDT10				DTDT9	DTDT8
						•	•
Powe	ər-up	ECA: Doub	ole-Talk Detect	R/W Address: 14 <sub>hex</sub> + Base Address			
00		ECB: Doub	ple-Talk Detect	R/W Address: 34 <sub>hex</sub> + Base Address			
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
DTDT7	DTDT6	DTDT5	DTDT4	DTDT3	DTDT2	DTDT1	DTDT0
	-	Fu	Inctional Desc	ription of Regi	ster Bits	•	·
compleme	ent linear val	ue defaults to 4	am the level of \$800 <sub>hex</sub> = 0.5629 and the low byte	5 or -5 dB. The	maximum value		

	er-up	ECA: Non-L		sor Threshold THR)	d Register 2	R/W Ac 19 <sub>hex</sub> + Bas	ldress: se Address	
0C <sub>hex</sub>		ECB: Non-L	inear Proces (NLP	R/W Address: 39 <sub>hex</sub> + Base Address				
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
NLP15	NLP14	NLP13	NLP12	NLP11	NLP10	NLP9	NLP8	
	er-up hex		(NLP inear Proces	sor Threshold THR) sor Threshold	-	R/W Address: 18 <sub>hex</sub> + Base Address R/W Address:		
			(NLP	THR)		38 <sub>hex</sub> + Bas	se Address	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
NLP7	NLP6	NLP5	NLP4	NLP3	NLP2	NLP1	NLP0	
		Fui	nctional Dese	cription of Re	gister Bits			
2's comple	ment linear v		o 0CE0 <sub>hex</sub> = 0	).1 or -20.0 dE	3. The maximur	nreshold (NLPTH n value is 7FFF <sub>t</sub>		

Pow	er-up	ECA: Ad	aptation Step	Size Registe	er 2 (MU)	R/W Ac 1B <sub>hex</sub> + Bas	ldress: se Address	
40 <sub>hex</sub>		ECB: Ad	aptation Step	R/W Address: 3B <sub>hex</sub> + Base Address				
Bit 7	Bit 6	Bit 5 Bit 4 Bit 3 Bit 2		Bit 2	Bit 1	Bit 0		
MU15	MU14	MU13	MU12	MU11	MU10	MU9	MU8	
	er-up hex	ECB: Adaptation Step Size Register 1 (MU)				1A <sub>hex</sub> + Base Address R/W Address: 3A <sub>hex</sub> + Base Address		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MU7	MU6	MU5	MU4	MU3	MU2	MU1	MU0	
		Fur	nctional Desc	ription of Re	gister Bits			
	1.0 The maxin					lement value wh s in Register 2 ar		

POV	ver-up		ECA: Gains	Register 2		R/W Ad 1D <sub>hex</sub> + Bas		
44	4 <sub>hex</sub>		ECB: Gains		R/W Address: 3D <sub>hex</sub> + Base Address			
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
0	Rin2	Rin1	Rin0	0	Rout2	Rout1	Rout0	
Power-up 44 <sub>hex</sub>			ECA: Gains		R/W Ad 1C <sub>hex</sub> + Bas			
44	4 <sub>hex</sub>		ECB: Gains	Register 1		R/W Address: 3C <sub>hex</sub> + Base Addre		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
0	Sin2	Sin1	Sin0	0	Sout2	Sout1	Sout0	
has three Bit2 Bit1 1 1	gain bits. The Bit0 Gain Lu 1 +9 dB	following tabl				port (as indicate	d above), an	
	,							
1 1 ( 1 0 <i>·</i>		•						
1 0		default)						
1 0 <sup>2</sup> 1 0 (	0 dB (0 0 dB (0 1 -3 dB	default)						
1 0 <sup>2</sup> 1 0 0 0 1 <sup>2</sup>	0 dB (d	default)						

		Maii	n Control Regi	ister 0 (EC Gr	oup 0)		
	Power-	up 00 <sub>hex</sub>			R/W Addre	ess: 400 <sub>hex</sub>	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
WR_all	ODE	MIRQ	MTDBI	MTDAI	Format	Law	PWUP
	•	Func	tional Descrip	tion of Regist	er Bits		1
WR_all	0003F <sub>hex</sub> wh as per Group	ich is Group 0	high, Group 0-3 address mapp address mapp bit	ing. Useful to i	nitialize the 4 (	Groups of Ech	o Cancellers
ODE	and ODE inp the ODE inp	out pin are high	control bit is log n, the Rout and ne Rout and So ODE bit.	Sout outputs a	are enabled. W	/hen the ODE	bit is low or
MIRQ	Tone Detecto When low, th	ors operate as le Tone Detect	, all the interrup specified in the tors Interrupts a ol Register 0 ha	eir Echo Cance are active.	eller B, Control	•	sked. The
MTDBI	Canceller B i	s masked. Th	rrupt: When hig e Tone Detecto Tone Detector I	r operates as s	specified in Ecl		
MTDAI	Canceller A i	s masked. Th	rrupt: When hig e Tone Detecto Tone Detector /	r operates as s	specified in Ecl		
Format		code. When I	h, both Echo C ow, both Echo				
Law			Echo Cancelle Echo Cancelle				
PWUP	active. When in Power Dov and from Sir echo cancell Address+00 <sub>t</sub> coefficients.	I low, both Ech wn mode. In th to Sout with er A and B exe nex to Base Ad Two frames ar routine is exec	h Echo Cancel o Cancellers A is mode, the co two frames de ecute their initia dress+3F <sub>hex</sub> , to re necessary fo cuted, the user	and B and Tor prresponding P lay. When the alization routing default powe r the initializati	ne Detectors fo CM data are b PWUP bit togg which presets r up value and on routine to e	r a given grou oypassed fron gles from zero s their registe clears the Ad xecute proper	p, are placed n Rin to Rout to one, the rs, Base aptive Filter ly. Once the

	Mai	in Control R	egister 1 (EC G	Group 1)		R/W Ad	ddress: 401 <sub>hex</sub>	
			egister 2 (EC C	• •			ddress: 402 <sub>hex</sub>	
	Mai		egister 3 (EC C	Group 3)		R/W Ad	R/W Address: 403 <sub>hex</sub>	
			/er-up 00 <sub>hex</sub>					
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
Unused	Unused	Unused	MTDBI	MTDAI	Format	Law	PWUP	
			unctional Desc	ription of Re	egister Bits			
Unused	Unused Bits							
MTDBI							n Echo Canceller	
			etector operate		d in Echo Cano	celler B, Contro	ol Register 2.	
			ctor B Interrupt					
MTDAI							n Echo Canceller	
			Detector operate		d in Echo Cano	celler A, Contro	ol Register 2.	
<b>Farmat</b>			ector A Interrupt		and D far a si			
Format							ect ITU-T (G.711) -magnitude PCM	
	code.		III ECHO Cancel	IEIS A dilu D	ior a given gro	up, select sign		
Law	A/μ Law: Wi	hen high, bot	h Echo Cancelle	ers A and B f	or a given grou	ip, select A-La	w companded	
	PCM code. PCM code.	When low, bo	oth Echo Cance	llers A and B	for a given gro	oup, select μ-L	aw companded	
PWUP	Power-UP: \	When high, b	oth Echo Cance	ellers A and E	3 and Tone Det	ectors for a gi	ven group, are	
							roup, are placed	
							rom Rin to Rout	
			h two frames d					
			execute their in					
			Address+3F <sub>hex</sub> ,					
			are necessary f ecuted, the user				s for their specific	

	Interrupt FIFO Register									
	Power-	up 00 <sub>hex</sub>			R/W Addre	ess: 410 <sub>hex</sub>				
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
IRQ	Unused	Unused Unused I4 I3 I2 I1 I0								
Functional Description of Register Bits										
IRQ	• •		•		s cleared after and the FIFO	•	IFO register			
Unused	Unused bit.									
Unused	Unused bit.									
I<4:0>					ich a Tone Det r released, an					

#### **Absolute Maximum Ratings\***

	Parameter	Symbol	Min.	Max.	Units
1	I/O Supply Voltage (V <sub>DD1</sub> )	V <sub>DD_IO</sub>	-0.5	5.0	V
2	Core Supply Voltage (V <sub>DD2</sub> )	V <sub>DD_CORE</sub>	-0.5	2.5	V
3	Input Voltage	V <sub>I3</sub>	V <sub>SS</sub> - 0.5	V <sub>DD1</sub> +0.5	V
4	Input Voltage on any 5 V Tolerant I/O pins	V <sub>I5</sub>	V <sub>SS</sub> - 0.3	7.0	V
5	Continuous Current at digital outputs	Ι <sub>ο</sub>		20	mA
6	Package power dissipation	PD		2	W
7	Storage temperature	Τ <sub>S</sub>	-55	150	°C

\* Exceeding these values may cause permanent damage. Functional operation under these conditions is not implied.

#### Recommended Operating Conditions - Voltages are with respect to ground (Vss) unless otherwise stated

	Characteristics	Sym.	Min.	Typ.‡	Max.	Units
1	Operating Temperature	T <sub>OP</sub>	-40		+85	°C
2	I/O Supply Voltage (V <sub>DD_IO</sub> )	V <sub>DD1</sub>	3.0	3.3	3.6	V
3	Core Supply Voltage (V <sub>DD_CORE</sub> )	$V_{DD2}$	1.6	1.8	2.0	V
4	Input High Voltage on 3.3 V tolerant I/O	V <sub>IH3</sub>	0.7V <sub>DD1</sub>		V <sub>DD1</sub>	V
5	Input High Voltage on 5 V tolerant I/O pins	V <sub>IH5</sub>	0.7V <sub>DD1</sub>		5.5	V
6	Input Low Voltage	V <sub>IL</sub>			0.3V <sub>DD1</sub>	V

<sup>‡</sup> Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.

#### **DC Electrical Characteristics**<sup>†</sup> - Voltages are with respect to ground (V<sub>ss</sub>) unless otherwise stated.

		Characteristics	Sym.	Min.	Typ.‡	Max.	Units	Test Conditions
		Static Supply Current	I <sub>CC</sub>			250	μA	RESET = 0
1		IDD_IO (V <sub>DD1</sub> = 3.3 V)	I <sub>DD_IO</sub>		5		mA	All 8 channels active
		IDD_CORE (V <sub>DD2</sub> = 1.8 V)	I <sub>DD_CORE</sub>		22		mA	All 8 channels active
2	I	Power Consumption	P <sub>C</sub>		56		mW	All 8 channels active
3	N P	Input High Voltage	V <sub>IH</sub>	0.7V <sub>DD1</sub>			V	
4	U T	Input Low Voltage	V <sub>IL</sub>			0.3V <sub>DD1</sub>	V	
5	S	Input Leakage Input Leakage on Pullup Input Leakage on Pulldown	I <sub>IH</sub> /I <sub>IL</sub> I <sub>LU</sub> I <sub>LD</sub>		-30 30	10 -55 65	μΑ μΑ μΑ	$V_{IN}=V_{SS}$ to $V_{DD1}$ or 5.5 V $V_{IN}=V_{SS}$ $V_{IN}=V_{DD1}$ See Note 1
6		Input Pin Capacitance	CI			10	pF	
7	O U	Output High Voltage	V <sub>OH</sub>	0.8V <sub>DD1</sub>			V	I <sub>OH</sub> = 12 mA
8	T P	Output Low Voltage	V <sub>OL</sub>			0.4	V	I <sub>OL</sub> = 12 mA
9	Р U T	High Impedance Leakage	I <sub>OZ</sub>			10	μA	$V_{IN}$ =V <sub>SS</sub> to 5.5 V
10	S	Output Pin Capacitance	C <sub>O</sub>			10	pF	

Characteristics are over recommended operating conditions unless otherwise stated.
Typical figures are at 25°C, V<sub>DD1</sub> =3.3 V and are for design aid only: not guaranteed and not subject to production testing.
Note 1: Maximum leakage on pins (output or I/O pins in high impedance state) is over an applied voltage (V<sub>IN</sub>).

#### AC Electrical Characteristics<sup>†</sup> - Timing Parameter Measurement Voltage Levels

- Voltages are with respect to ground (V<sub>ss</sub>) unless otherwise stated.

	Characteristics	Sym.	Level	Units	Conditions
1	CMOS Threshold	V <sub>TT</sub>	0.5V <sub>DD1</sub>	V	
2	CMOS Rise/Fall Threshold Voltage High	V <sub>HM</sub>	0.7V <sub>DD1</sub>	V	
3	CMOS Rise/Fall Threshold Voltage Low	$V_{LM}$	0.3V <sub>DD1</sub>	V	

† Characteristics are over recommended operating conditions unless otherwise stated.

#### AC Electrical Characteristics<sup>†</sup> - Frame Pulse and C4i

	Characteristic	Sym.	Min.	Typ.‡	Max.	Units	Notes
1	Frame pulse width (ST-BUS, GCI)	t <sub>FPW</sub>	20		2* t <sub>CP</sub> -20	ns	
2	Frame Pulse Setup time before C4i falling (ST-BUS or GCI)	t <sub>FPS</sub>	10	122	150	ns	
3	Frame Pulse Hold Time from $\overline{C4i}$ falling (ST-BUS or GCI)	t <sub>FPH</sub>	10	122	150	ns	
4	C4i Period	t <sub>CP</sub>	190	244	300	ns	
5	C4i Pulse Width High	t <sub>CH</sub>	85		150	ns	
6	C4i Pulse Width Low	t <sub>CL</sub>	85		150	ns	
7	C4i Rise/Fall Time	t <sub>r</sub> , t <sub>f</sub>			10	ns	

† Characteristics are over recommended operating conditions unless otherwise stated.

<sup>‡</sup> Typical figures are at 25°C, V<sub>DD1</sub> = 3.3 V and for design aid only: not guaranteed and not subject to production testing.

#### AC Electrical Characteristics<sup>†</sup> - Serial Streams for ST-BUS and GCI Backplanes

	Characteristic	Sym.	Min.	Typ.‡	Max.	Units	Test Conditions
1	Rin/Sin Set-up Time	t <sub>SIS</sub>	10			ns	
2	Rin/Sin Hold Time	t <sub>SIH</sub>	10			ns	
3	Rout/Sout Delay - Active to Active	t <sub>SOD</sub>			60	ns	C <sub>L</sub> =150 pF
4	Output Data Enable (ODE) Delay	t <sub>ODE</sub>			30	ns	C <sub>L</sub> =150 pF, R <sub>L</sub> =1 K See Note 1

Characteristics are over recommended operating conditions unless otherwise stated.
 Typical figures are at 25°C, V<sub>DD1</sub> = 3.3 V and for design aid only: not guaranteed and not subject to production testing.
 \* Note1: High Impedance is measured by pulling to the appropriate rail with R<sub>L</sub>, with timing corrected to cancel time taken to discharge C<sub>L</sub>.

## AC Electrical Characteristics<sup>†</sup> - Master Clock - Voltages are with respect to ground (V<sub>SS</sub>). unless otherwise stated.


	Characteristic	Sym.	Min.	Typ.‡	Max.	Units	Notes
1	Master Clock Frequency, - Fsel = 0 - Fsel = 1	f <sub>MCF0</sub> f <sub>MCF1</sub>	19.0 9.5	20.0 10.0	21.0 10.5	MHz MHz	
2	Master Clock Low	t <sub>MCL</sub>	20			ns	
3	Master Clock High	t <sub>MCH</sub>	20			ns	

Characteristics are over recommended operating conditions unless otherwise stated.
 Typical figures are at 25°C, V<sub>DD1</sub> = 3.3 V and for design aid only: not guaranteed and not subject to production testing.

	Characteristics	Sym.	Min.	Typ.‡	Max.	Units	Test Conditions
1	CS setup from DS falling	t <sub>CSS</sub>	0			ns	
2	R/W setup from DS falling	t <sub>RWS</sub>	0			ns	
3	Address setup from DS falling	t <sub>ADS</sub>	0			ns	
4	CS hold after DS rising	t <sub>CSH</sub>	0			ns	
5	R/W hold after DS rising	t <sub>RWH</sub>	0			ns	
6	Address hold after DS rising	t <sub>ADH</sub>	0			ns	
7	Data delay on read	t <sub>DDR</sub>			79	ns	
8	Data hold on read	t <sub>DHR</sub>	3		15	ns	
9	Data setup on write	t <sub>DSW</sub>	0			ns	
10	Data hold on write	t <sub>DHW</sub>	0			ns	
11	Acknowledgment delay	t <sub>AKD</sub>			80	ns	
12	Acknowledgment hold time	t <sub>AKH</sub>	0		8	ns	
13	IRQ delay	t <sub>IRD</sub>	20		65	ns	

# AC Electrical Characteristics<sup>†</sup> - Motorola Non-Multiplexed Bus Mode

Characteristics are over recommended operating conditions unless otherwise stated.
 Typical figures are at 25°C, V<sub>DD1</sub> = 3.3 V and for design aid only: not guaranteed and not subject to production testing.



## Figure 13 - ST-BUS Timing at 2.048 Mbps




Figure 14 - GCI Interface Timing at 2.048 Mbps




Figure 15 - Output Driver Enable (ODE)




Figure 16 - Master Clock





Figure 17 - Motorola Non-Multiplexed Bus Timing



Notes:


- 1. Pin 1 indicator may be a corner chamfer, dot or both.
- 2. Controlling dimensions are in millimeters.
- 3. The top package body size may be smaller than the bottom package body size by a max. of 0.15 mm.
- 4. Dimension D1 and E1 do not include mould protusion.
- 5. Dimension b does not include dambar protusion.
- 6. Coplanarity, measured at seating plane G, to be 0.08 mm max.

This drawing supersedes 418/ED/51210/023 (Swindon)

© Zarlink Semiconductor 2002 All rights reserved.						Package Code
ISSUE	1	2	3		Previous package codes	Package Outline for 100 lead
ACN	201373	207144	212447	SEMICONDUCTOR	GP / B	LQFP (14 x 14 x 1.4mm) 2.0mm Footprint
DATE	290ct96	15.10199	26Mar02	SEMICORDOCTOR	/	
BATE	2000100	1000100	20110102			
APPRD.						GPD00253



#### BOTTOM VIEW





# For more information about all Zarlink products visit our Web Site at

#### www.zarlink.com

Information relating to products and services furnished herein by Zarlink Semiconductor Inc. or its subsidiaries (collectively "Zarlink") is believed to be reliable. However, Zarlink assumes no liability for errors that may appear in this publication, or for liability otherwise arising from the application or use of any such information, product or service or for any infringement of patents or other intellectual property rights owned by third parties which may result from such application or use. Neither the supply of such information or purchase of product or service conveys any license, either express or implied, under patents or other intellectual property rights owned by Zarlink or licensed from third parties by Zarlink, whatsoever. Purchasers of products are also hereby notified that the use of product in certain ways or in combination with Zarlink, or non-Zarlink furnished goods or services may infringe patents or other intellectual property rights owned by Zarlink.

This publication is issued to provide information only and (unless agreed by Zarlink in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned. The products, their specifications, services and other information appearing in this publication are subject to change by Zarlink without notice. No warranty or guarantee express or implied is made regarding the capability, performance or suitability of any product or service. Information concerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment. It is the user's responsibility to fully determine the performance and suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not been superseded. Manufacturing does not necessarily include testing of all functions or parameters. These products are not suitable for use in any medical products whose failure to perform may result in significant injury or death to the user. All products and materials are sold and services provided subject to Zarlink's conditions of sale which are available on request.

Purchase of Zarlink's I<sup>2</sup>C components conveys a licence under the Philips I<sup>2</sup>C Patent rights to use these components in and I<sup>2</sup>C System, provided that the system conforms to the I<sup>2</sup>C Standard Specification as defined by Philips.

Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.

Copyright Zarlink Semiconductor Inc. All Rights Reserved.

TECHNICAL DOCUMENTATION - NOT FOR RESALE