


## DUAL FULL-BRIDGE PWM MOTOR DRIVER



Dwg. PP-005

### ABSOLUTE MAXIMUM RATINGS at $T_J \leq 150^\circ\text{C}$

Motor Supply Voltage, $V_{BB}$ .....	<b>45 V</b>
Output Current, $I_{OUT}$ (Peak) .....	<b>+1.0 A</b>
(Continuous) .....	<b>+750 mA</b>
Logic Supply Voltage, $V_{CC}$ .....	<b>7.0 V</b>
Logic Input Voltage Range, $V_{IN}$ .....	<b>-0.3 V to <math>V_{CC} + 0.3</math> V</b>
Output Emitter Voltage, $V_E$ .....	<b>1.5 V</b>
Package Power Dissipation, $P_D$ .....	<b>See Graph</b>
Operating Temperature Range, $T_A$ .....	<b>-20°C to +85°C</b>
Storage Temperature Range, $T_S$ .....	<b>-55°C to +150°C</b>

Output current rating may be limited by duty cycle, ambient temperature, and heat sinking. Under any set of conditions, do not exceed the specified peak current rating or a junction temperature of +150°C.

The UDN2916B, UDN2916EB, and UDN2916LB motor drivers are designed to drive both windings of a bipolar stepper motor or bidirectionally control two dc motors. Both bridges are capable of sustaining 45 V and include internal pulse-width modulation (PWM) control of the output current to 750 mA. The outputs have been optimized for a low output saturation voltage drop (less than 1.8 V total source plus sink at 500 mA).

For PWM current control, the maximum output current is determined by the user's selection of a reference voltage and sensing resistor. Two logic-level inputs select output current limits of 0, 33, 67, or 100% of the maximum level. A PHASE input to each bridge determines load current direction.

The bridges include both ground clamp and flyback diodes for protection against inductive transients. Internally generated delays prevent cross-over currents when switching current direction. Special power-up sequencing is not required. Thermal protection circuitry disables the outputs if the chip temperature exceeds safe operating limits.

The UDN2916B is supplied in a 24-pin dual in-line plastic batwing package with a copper lead-frame and heat sinkable tabs for improved power dissipation capabilities. The UDN2916EB is supplied in a 44-lead power PLCC for surface mount applications. The UDN2916LB is supplied in a 24-lead surface-mountable SOIC. Their batwing construction provides for maximum package power dissipation in the smallest possible construction. The UDN2916B, UDN2916EB, and UDN2916LB are available for operation from -20°C to 85°C. The UDQ2916B and UDQ2916LB are available for operation from -40°C to 105°C. All packages are lead (Pb) free, with 100% matte tin leadframe.

### FEATURES

- 750 mA Continuous Output Current
- 45 V Output Sustaining Voltage
- Internal Clamp Diodes
- Internal PWM Current Control
- Low Output Saturation Voltage
- Internal Thermal Shutdown Circuitry
- Similar to Dual PBL3717, UC3770

# 2916

## DUAL FULL-BRIDGE MOTOR DRIVER


### Selection Guide

Part Number	Pb-free*	Package	Packing	Ambient Temperature (°C)
UDN2916B-T	Yes	24-Pin DIP	15 per tube	-20 to 85
UDQ2916B-T	Yes	24-Pin DIP	15 per tube	-40 to 105
UDN2916EB-T	Yes	44-Lead PLCC	17 per tube	-20 to 85
UDN2916EBTR-T	Yes	44-Lead PLCC	450 per reel	-20 to 85
UDN2916LB-T	Yes	24-Lead SOIC	31 per tube	-20 to 85
UDN2916LBTR-T	Yes	24-Lead SOIC	1000 per reel	-20 to 85
UDQ2916LBTR-T	Yes	24-Lead SOIC	1000 per reel	-40 to 105


\*Pb-based variants are being phased out of the product line. The variants cited in this footnote are in production but have been determined to be LAST TIME BUY. This classification indicates that sale of this device is currently restricted to existing customer applications. The variants should not be purchased for new design applications because obsolescence in the near future is probable. Samples are no longer available. Status change: October 31, 2006. Deadline for receipt of LAST TIME BUY orders: April 27, 2007. These variants include: UDN2916B, UDQ2916EB, UDN2916EB, UDQ2916EBTR, UDN2916EBTR, UDN2916LB, UDQ2916LB, UDQ2916LBTR, and UDN2916LBTR.

# 2916 DUAL FULL-BRIDGE MOTOR DRIVER

## UDN2916EB (PLCC)




Dwg. PP-006A



Dwg. GP-035B

\*Measured on a single-layer board, with 1 sq. in. of 2 oz copper area. For additional information, refer to the Allegro Web site.


## UDN2916LB (SOIC)



Dwg. PP-047

## PWM CURRENT-CONTROL CIRCUITRY

'B' PACKAGE, CHANNEL 1 PIN NUMBERS SHOWN.



Dwg. EP-007B

## TRUTH TABLE

PHASE	OUT <sub>A</sub>	OUT <sub>B</sub>
H	H	L
L	L	H

# 2916 DUAL FULL-BRIDGE MOTOR DRIVER

**ELECTRICAL CHARACTERISTICS** at  $T_A = +25^\circ\text{C}$ ,  $T_J \leq 150^\circ\text{C}$ ,  $V_{BB} = 45\text{ V}$ ,  $V_{CC} = 4.75\text{ V to } 5.25\text{ V}$ ,  $V_{REF} = 5.0\text{ V}$  (unless otherwise noted).

Characteristic	Symbol	Test Conditions	Limits			
			Min.	Typ.	Max.	Units
<b>Output Drivers (OUT<sub>A</sub> or OUT<sub>B</sub>)</b>						
Motor Supply Range	$V_{BB}$		10	—	45	V
Output Leakage Current	$I_{CEX}$	$V_{OUT} = V_{BB}$	—	< 1.0	50	$\mu\text{A}$
		$V_{OUT} = 0$	—	< -1.0	-50	$\mu\text{A}$
Output Sustaining Voltage	$V_{CE(sus)}$	$I_{OUT} = \pm 750\text{ mA}$ , $L = 3.0\text{ mH}$	45	—	—	V
Output Saturation Voltage	$V_{CE(SAT)}$	Sink Driver, $I_{OUT} = +500\text{ mA}$	—	0.4	0.6	V
		Sink Driver, $I_{OUT} = +750\text{ mA}$	—	1.0	1.2	V
		Source Driver, $I_{OUT} = -500\text{ mA}$	—	1.0	1.2	V
		Source Driver, $I_{OUT} = -750\text{ mA}$	—	1.3	1.5	V
Clamp Diode Leakage Current	$I_R$	$V_R = 45\text{ V}$	—	< 1.0	50	$\mu\text{A}$
Clamp Diode Forward Voltage	$V_F$	$I_F = 750\text{ mA}$	—	1.6	2.0	V
Driver Supply Current	$I_{BB(ON)}$	Both Bridges ON, No Load	—	20	25	mA
	$I_{BB(OFF)}$	Both Bridges OFF	—	5.0	10	mA

### Control Logic

Input Voltage	$V_{IN(1)}$	All inputs	2.4	—	—	V
	$V_{IN(0)}$	All inputs	—	—	0.8	V
Input Current	$I_{IN(1)}$	$V_{IN} = 2.4\text{ V}$	—	< 1.0	20	$\mu\text{A}$
		$V_{IN} = 0.8\text{ V}$	—	-3.0	-200	$\mu\text{A}$
Reference Voltage Range	$V_{REF}$	Operating	1.5	—	7.5	V
Current Limit Threshold (at trip point)	$V_{REF}/V_{SENSE}$	$I_0 = I_1 = 0.8\text{ V}$	9.5	10	10.5	—
		$I_0 = 2.4\text{ V}$ , $I_1 = 0.8\text{ V}$	13.5	15	16.5	—
		$I_0 = 0.8\text{ V}$ , $I_1 = 2.4\text{ V}$	25.5	30	34.5	—
Thermal Shutdown Temperature	$T_J$		—	170	—	$^\circ\text{C}$
Total Logic Supply Current	$I_{CC(ON)}$	$I_0 = I_1 = 0.8\text{ V}$ , No Load	—	40	50	mA
	$I_{CC(OFF)}$	$I_0 = I_1 = 2.4\text{ V}$ , No Load	—	10	12	mA
Fixed Off-Time	$t_{off}$	$R_T = 56\text{ k}\Omega$ , $C_T = 820\text{ pF}$	—	46	—	$\mu\text{s}$

# 2916 DUAL FULL-BRIDGE MOTOR DRIVER

## APPLICATIONS INFORMATION

### PWM CURRENT CONTROL

The UDN2916B/EB/LB dual bridges are designed to drive both windings of a bipolar stepper motor. Output current is sensed and controlled independently in each bridge by an external sense resistor ( $R_S$ ), internal comparator, and monostable multivibrator.

When the bridge is turned ON, current increases in the motor winding and it is sensed by the external sense resistor until the sense voltage ( $V_{SENSE}$ ) reaches the level set at the comparator's input:

$$I_{TRIP} = V_{REF} / 10 R_S$$


The comparator then triggers the monostable which turns OFF the source driver of the bridge. The actual load current peak will be slightly higher than the trip point (especially for low-inductance loads) because of the internal logic and switching delays. This delay ( $t_d$ ) is typically 2  $\mu$ s. After turn-off, the motor current decays, circulating through the ground-clamp diode and sink transistor. The source driver's OFF time (and therefore the magnitude of the current decrease) is determined by the monostable's external RC timing components, where  $t_{off} = R_T C_T$  within the range of 20 k $\Omega$  to 100 k $\Omega$  and 100 pF to 1000 pF.

The fixed-off time should be short enough to keep the current chopping above the audible range (< 46  $\mu$ s) and long enough to properly regulate the current. Because only slow-decay current control is available, short off times (< 10  $\mu$ s) require additional efforts to ensure proper current regulation. Factors that can negatively affect the ability to properly regulate the current when using short off times include: higher motor-supply voltage, light load, and longer than necessary blank time.

When the source driver is re-enabled, the winding current (the sense voltage) is again allowed to rise to the comparator's threshold. This cycle repeats itself, maintaining the average motor winding current at the desired level.


Loads with high distributed capacitances may result in high turn-ON current peaks. This peak (appearing across  $R_S$ ) will attempt to trip the comparator, resulting in erroneous current control or high-frequency oscillations. An external  $R_C C_C$  time delay should be used to further delay the action of the comparator. Depending on load type, many applications will not require these external components (SENSE connected to E).

### PWM OUTPUT CURRENT WAVE FORM



Dwg. WM-003-1A

### LOAD CURRENT PATHS



Dwg. EP-006-1

# 2916 DUAL FULL-BRIDGE MOTOR DRIVER

## LOGIC CONTROL OF OUTPUT CURRENT

Two logic level inputs ( $I_0$  and  $I_1$ ) allow digital selection of the motor winding current at 100%, 67%, 33%, or 0% of the maximum level per the table. The 0% output current condition turns OFF all drivers in the bridge and can be used as an OUTPUT ENABLE function.

CURRENT-CONTROL TRUTH TABLE

$I_0$	$I_1$	Output Current
L	L	$V_{REF} / 10 R_S = I_{TRIP}$
H	L	$V_{REF} / 15 R_S = 2/3 I_{TRIP}$
L	H	$V_{REF} / 30 R_S = 1/3 I_{TRIP}$
H	H	0

These logic level inputs greatly enhance the implementation of  $\mu$ P-controlled drive formats.

During half-step operations, the  $I_0$  and  $I_1$  allow the  $\mu$ P to control the motor at a constant torque between all positions in an eight-step

sequence. This is accomplished by digitally selecting 100% drive current when only one phase is ON and 67% drive current when two phases are ON. Logic highs on both  $I_0$  and  $I_1$  turn OFF all drivers to allow rapid current decay when switching phases. This helps to ensure proper motor operation at high step rates.

The logic control inputs can also be used to select a reduced current level (and reduced power dissipation) for 'hold' conditions and/or increased current (and available torque) for start-up conditions.

## GENERAL

The PHASE input to each bridge determines the direction motor winding current flows. An internally generated deadtime (approximately 2  $\mu$ s) prevents crossover currents that can occur when switching the PHASE input.


All four drivers in the bridge output can be turned OFF between steps ( $I_0 = I_1 \geq 2.4$  V) resulting in a fast current decay through the internal output clamp and flyback diodes. The fast current decay is desirable in half-step and high-speed applications. The PHASE,  $I_0$ , and  $I_1$  inputs float high.

Varying the reference voltage ( $V_{REF}$ ) provides continuous control of the peak load current for micro-stepping applications.

Thermal protection circuitry turns OFF all drivers when the junction temperature reaches +170°C. It is only intended to protect the device from failures due to excessive junction temperature and should not imply that output short circuits are permitted. The output drivers are re-enabled when the junction temperature cools to +145°C.

The UDN2916B/EB/LB output drivers are optimized for low output saturation voltages—less than 1.8 V total (source plus sink) at 500 mA. Under normal operating conditions, when combined with the excellent thermal properties of the batwing package design, this allows continuous operation of both bridges simultaneously at 500 mA.

TYPICAL APPLICATION



## APPLICATION NOTES

### Current Sensing

To minimize current sensing inaccuracies caused by ground trace IR drops, each current-sensing resistor should have a separate return to the ground terminal of the device. For low-value sense resistors, the IR drops in the PCB can be significant and should be taken into account. The use of sockets should be avoided as their contact resistance can cause variations in the effective value of  $R_S$ .

Generally, larger values of  $R_S$  reduce the aforementioned effects but can result in excessive heating and power loss in the sense resistor. The selected value of  $R_S$  should not cause the absolute maximum voltage rating of 1.5 V, for the SENSE terminal, to be exceeded. The recommended value of  $R_S$  is in the range of:

$$R_S = 0.75 / I_{TRIP(max)} \pm 50\% .$$

If desired, the reference input voltage can be filtered by placing a capacitor from REFIN to ground. The ground return for this capacitor as well as the bottom of any resistor divider used should be independent of the high-current power-ground trace to avoid changes in REFIN due to IR drops.

### Thermal Considerations

For reliable operation, it is recommended that the maximum junction temperature be kept below 110°C to 125°C. The junction temperature can be measured best by attaching a thermocouple to the power tab or batwing of the device and

measuring the tab temperature,  $T_{TAB}$ . The junction temperature can then be approximated by using the formula:

$$T_J = T_{TAB} + (2 \times I_{LOAD} \times V_F \times R_{\theta JT}) ,$$

where  $V_F$  can be chosen from the electrical specification table for the given level of  $I_{LOAD}$ . The value for  $R_{\theta JT}$  is approximately 6°C/W for both package styles.

The power dissipation of the batwing packages can be improved 20% to 30% by adding a section of printed circuit board copper (typically 6 to 18 square centimeters) connected to the batwing terminals of the device.

The thermal performance in applications that run at high load currents, high duty cycles, or both can be improved by adding external diodes from each output to ground in parallel with the internal diodes. Fast-recovery ( $\leq 200$  ns) diodes should be used to minimize switching losses.

### Load Supply Terminal


The load supply terminal, VBB, should be decoupled with an electrolytic capacitor ( $\geq 47\mu F$  is recommended), placed as close to the device as is physically practical. To minimize the effect of system ground IR drops on the logic and reference input signals, the system ground should have a low-resistance return to the load supply voltage.

### Fixed Off-Time Selection


With increasing values of  $t_{OFF}$ , switching losses decrease, low-level load current regulation improves, EMI reduces, PWM frequency decreases, and ripple current increases. The value of  $t_{OFF}$  can be chosen for optimization of these parameters. For applications where audible noise is a concern, typical values of  $t_{OFF}$  should be chosen in the range of 15 to 35  $\mu s$ .

# 2916 DUAL FULL-BRIDGE MOTOR DRIVER

## UDN2916B Dimensions in Inches (controlling dimensions)





## Dimensions in Millimeters (for reference only)



- NOTES: 1. Webbed lead frame. Leads 6, 7, 18, and 19 are internally one piece.  
 2. Lead thickness is measured at seating plane or below.  
 3. Lead spacing tolerance is non-cumulative.  
 4. Exact body and lead configuration at vendor's option within limits shown.

# 2916 DUAL FULL-BRIDGE MOTOR DRIVER


## UDN2916EB




- OTES:
1. MO-047AC except for terminal shoulder height. Intended to meet new JEDEC Standard when that is approved.
  2. Webbed lead frame. Leads 7-17 and 29-39 are internally one piece.
  3. Lead spacing tolerance is non-cumulative.
  4. Exact body and lead configuration at vendor's option within limits shown.

# 2916 DUAL FULL-BRIDGE MOTOR DRIVER

## UDN2916LB



**Dimensions in Inches**  
(for reference only)



**Dimensions in Millimeters**  
(controlling dimensions)

Allegro MicroSystems, Inc. reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the design of its products.

The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems, Inc. assumes no responsibility for its use; nor for any infringements of patents or other rights of third parties which may result from its use.

- NOTES: 1. Webbed lead frame. Leads indicated are internally one piece.  
2. Lead spacing tolerance is non-cumulative.  
3. Exact body and lead configuration at vendor's option within limits shown.