## Features

- High Performance, Low Power AVR ${ }^{\circledR}$ 8-Bit Microcontroller
- Advanced RISC Architecture
- 120 Powerful Instructions - Most Single Clock Cycle Execution
- $32 \times 8$ General Purpose Working Registers
- Fully Static Operation
- Up to 20 MIPS Througput at 20 MHz
- Non-volatile Program and Data Memories
- 1K Byte of In-System Programmable Program Memory Flash

Endurance: 10,000 Write/Erase Cycles

- 64 Bytes In-System Programmable EEPROM

Endurance: 100,000 Write/Erase Cycles

- 64 Bytes Internal SRAM
- Programming Lock for Self-Programming Flash Program and EEPROM Data Security
- Peripheral Features
- One 8-bit Timer/Counter with Prescaler and Two PWM Channels
- 4-channel, 10-bit ADC with Internal Voltage Reference
- Programmable Watchdog Timer with Separate On-chip Oscillator
- On-chip Analog Comparator
- Special Microcontroller Features
- debugWIRE On-chip Debug System
- In-System Programmable via SPI Port
- External and Internal Interrupt Sources
- Low Power Idle, ADC Noise Reduction, and Power-down Modes
- Enhanced Power-on Reset Circuit
- Programmable Brown-out Detection Circuit
- Internal Calibrated Oscillator
- I/O and Packages
- 8-pin PDIP/SOIC: Six Programmable I/O Lines
- 20-pad MLF: Six Programmable I/O Lines
- Operating Voltage:
- 1.8-5.5V for ATtiny13V
- 2.7-5.5V for ATtiny13
- Speed Grade
- ATtiny13V: 0-4 MHz @ 1.8-5.5V, 0-10 MHz @ 2.7-5.5V
- ATtiny13: 0-10 MHz @ 2.7-5.5V, 0-20 MHz @ 4.5-5.5V
- Industrial Temperature Range
- Low Power Consumption
- Active Mode:
$1 \mathrm{MHz}, 1.8 \mathrm{~V}: 240 \mu \mathrm{~A}$
- Power-down Mode:
$<0.1 \mu \mathrm{~A}$ at 1.8 V


## Pin Configurations

Figure 1. Pinout ATtiny13

## Overview

The ATtiny13 is a low-power CMOS 8-bit microcontroller based on the AVR enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the ATtiny13 achieves throughputs approaching 1 MIPS per MHz allowing the system designer to optimize power consumption versus processing speed.

Figure 2. Block Diagram


The AVR core combines a rich instruction set with 32 general purpose working registers. All the 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.

The ATtiny13 provides the following features: 1K byte of In-System Programmable Flash, 64 bytes EEPROM, 64 bytes SRAM, 6 general purpose I/O lines, 32 general purpose working registers, one 8-bit Timer/Counter with compare modes, Internal and External Interrupts, a 4-channel, 10-bit ADC, a programmable Watchdog Timer with internal Oscillator, and three software selectable power saving modes. The Idle mode stops the CPU while allowing the SRAM, Timer/Counter, ADC, Analog Comparator, and Interrupt system to continue functioning. The Power-down mode saves the register contents, disabling all chip functions until the next Interrupt or Hardware Reset. The ADC Noise Reduction mode stops the CPU and all I/O modules except ADC, to minimize switching noise during ADC conversions.

The device is manufactured using Atmel's high density non-volatile memory technology. The On-chip ISP Flash allows the Program memory to be re-programmed In-System through an SPI serial interface, by a conventional non-volatile memory programmer or by an On-chip boot code running on the AVR core.

The ATtiny13 AVR is supported with a full suite of program and system development tools including: C Compilers, Macro Assemblers, Program Debugger/Simulators, In-Circuit Emulators, and Evaluation kits.

## Pin Descriptions

VCC
GND
Port B (PB5..PB0)

RESET

Digital supply voltage.

## Ground.

Port B is a 6-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port B output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port B pins that are externally pulled low will source current if the pull-up resistors are activated. The Port B pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port B also serves the functions of various special features of the ATtiny13 as listed on page 50.

Reset input. A low level on this pin for longer than the minimum pulse length will generate a reset, even if the clock is not running. The minimum pulse length is given in Table 12 on page 31. Shorter pulses are not guaranteed to generate a reset.

Register Summary

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Page |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0x3F | SREG | 1 | T | H | S | V | N | Z | C | page 7 |
| $0 \times 3 \mathrm{E}$ | Reserved | - | - | - | - | - | - | - | - |  |
| 0x3D | SPL | SP[7:0] |  |  |  |  |  |  |  | page 9 |
| $0 \times 3 \mathrm{C}$ | Reserved | - |  |  |  |  |  |  |  |  |
| 0x3B | GIMSK | - | INTO | PCIE | - | - | - | - | - | page 55 |
| 0x3A | GIFR | - | INTFO | PCIF | - | - | - | - | - | page 55 |
| $0 \times 39$ | TIMSK0 | - | - | - | - | OCIEOB | OCIEOA | TOIEO | - | page 72 |
| $0 \times 38$ | TIFR0 | - | - | - | - | OCFOB | OCFOA | TOV0 | - | page 73 |
| 0x37 | SPMCSR | - | - | - | CTPB | RFLB | PGWRT | PGERS | SELFPRGEN | page 99 |
| 0x36 | OCROA | Timer/Counter - Output Compare Register A |  |  |  |  |  |  |  | page 72 |
| $0 \times 35$ | MCUCR | - | PUD | SE | SM1 | SM0 | - | ISC01 | ISC00 | page 50 |
| 0x34 | MCUSR | - | - | - | - | WDRF | BORF | EXTRF | PORF | page 34 |
| 0x33 | TCCR0B | FOCOA | FOC0B | - | - | WGM02 | CSO2 | CS01 | CSOO | page 68 |
| $0 \times 32$ | TCNTO | Timer/Counter (8-bit) |  |  |  |  |  |  |  | page 72 |
| $0 \times 31$ | OSCCAL | Oscillator Calibration Register |  |  |  |  |  |  |  | page 23 |
| 0x30 | Reserved | - |  |  |  |  |  |  |  |  |
| 0x2F | TCCROA | COM0A1 | COMOAO | COM0B1 | СОМОВ | - | - | WGM01 | WGM00 | page 71 |
| 0x2E | DWDR | DWDR[7:0] |  |  |  |  |  |  |  | page 96 |
| 0x2D | Reserved | - |  |  |  |  |  |  |  |  |
| 0x2C | Reserved | - |  |  |  |  |  |  |  |  |
| 0x2B | Reserved | - |  |  |  |  |  |  |  |  |
| 0x2A | Reserved | - |  |  |  |  |  |  |  |  |
| 0x29 | OCROB | Timer/Counter - Output Compare Register B |  |  |  |  |  |  |  | page 72 |
| 0x28 | GTCCR | TSM | - | - | - | - | - | - | PSR10 | page 75 |
| 0x27 | Reserved | - |  |  |  |  |  |  |  |  |
| 0x26 | CLKPR | CLKPCE | - | - | - | CLKPS3 | CLKPS2 | CLKPS1 | CLKPSO | page 25 |
| 0x25 | Reserved | - |  |  |  |  |  |  |  |  |
| 0x24 | Reserved | - |  |  |  |  |  |  |  |  |
| 0x23 | Reserved | - |  |  |  |  |  |  |  |  |
| 0x22 | Reserved | - |  |  |  |  |  |  |  |  |
| $0 \times 21$ | WDTCR | WDTIF | WDTIE | WDP3 | WDCE | WDE | WDP2 | WDP1 | WDP0 | page 39 |
| 0x20 | Reserved | - |  |  |  |  |  |  |  |  |
| 0x1F | Reserved | - |  |  |  |  |  |  |  |  |
| 0x1E | EEARL | EEPROM Address Register |  |  |  |  |  |  |  | page 15 |
| $0 \times 1 \mathrm{D}$ | EEDR | EEPROM Data Register |  |  |  |  |  |  |  | page 15 |
| $0 \times 1 \mathrm{C}$ | EECR | - | - | EEPM1 | EEPM0 | EERIE | EEMPE | EEPE | EERE | page 16 |
| 0x1B | Reserved | - |  |  |  |  |  |  |  |  |
| 0x1A | Reserved | - |  |  |  |  |  |  |  |  |
| 0x19 | Reserved | - |  |  |  |  |  |  |  |  |
| $0 \times 18$ | PORTB | - | - | PORTB5 | PORTB4 | PORTB3 | PORTB2 | PORTB1 | PORTB0 | page 52 |
| 0x17 | DDRB | - | - | DDB5 | DDB4 | DDB3 | DDB2 | DDB1 | DDB0 | page 52 |
| 0x16 | PINB | - | - | PINB5 | PINB4 | PINB3 | PINB2 | PINB1 | PINB0 | page 52 |
| 0×15 | PCMSK | - | - | PCINT5 | PCINT4 | PCINT3 | PCINT2 | PCINT1 | PCINTO | page 56 |
| 0x14 | DIDR0 | - | - | ADCOD | ADC2D | ADC3D | ADC1D | AIN1D | AINOD | page 78 , page 93 |
| 0x13 | Reserved | - |  |  |  |  |  |  |  |  |
| 0x12 | Reserved | - |  |  |  |  |  |  |  |  |
| $0 \times 11$ | Reserved | - |  |  |  |  |  |  |  |  |
| 0x10 | Reserved | - |  |  |  |  |  |  |  |  |
| 0xOF | Reserved | - |  |  |  |  |  |  |  |  |
| 0xOE | Reserved | - |  |  |  |  |  |  |  |  |
| $0 \times 0 \mathrm{D}$ | Reserved | - |  |  |  |  |  |  |  |  |
| $0 \times 0 \mathrm{C}$ | Reserved | - |  |  |  |  |  |  |  |  |
| 0xOB | Reserved | - |  |  |  |  |  |  |  |  |
| $0 \times 0 \mathrm{~A}$ | Reserved | - |  |  |  |  |  |  |  |  |
| $0 \times 09$ | Reserved | - |  |  |  |  |  |  |  |  |
| 0x08 | ACSR | ACD | ACBG | ACO | ACI | ACIE | - | ACIS1 | ACISO | page 76 |
| $0 \times 07$ | ADMUX | - | REFSO | ADLAR | - | - | - | MUX1 | MUXO | page 90 |
| 0x06 | ADCSRA | ADEN | ADSC | ADATE | ADIF | ADIE | ADPS2 | ADPS1 | ADPS0 | page 91 |
| 0x05 | ADCH | ADC Data Register High Byte |  |  |  |  |  |  |  | page 92 |
| 0x04 | ADCL | ADC Data Register Low Byte |  |  |  |  |  |  |  | page 92 |
| $0 \times 03$ | ADCSRB | - | ACME | - | - | - | ADTS2 | ADTS1 | ADTS0 | page 93 |
| $0 \times 02$ | Reserved | - |  |  |  |  |  |  |  |  |
| $0 \times 01$ | Reserved | - |  |  |  |  |  |  |  |  |
| $0 \times 00$ | Reserved | - |  |  |  |  |  |  |  |  |

Note:

1. For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses should never be written.
2. I/O Registers within the address range $0 \times 00-0 \times 1 \mathrm{~F}$ are directly bit-accessible using the SBI and CBI instructions. In these registers, the value of single bits can be checked by using the SBIS and SBIC instructions.
3. Some of the Status Flags are cleared by writing a logical one to them. Note that, unlike most other AVRs, the CBI and SBI instructions will only operation the specified bit, and can therefore be used on registers containing such Status Flags. The CBI and SBI instructions work with registers $0 \times 00$ to $0 \times 1 \mathrm{~F}$ only.

## Instruction Set Summary

| Mnemonics | Operands | Description | Operation | Flags | \#Clocks |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ARITHMETIC AND LOGIC INSTRUCTIONS |  |  |  |  |  |
| ADD | Rd, Rr | Add two Registers | $\mathrm{Rd} \leftarrow \mathrm{Rd}+\mathrm{Rr}$ | Z,C,N,V,H | 1 |
| ADC | Rd, Rr | Add with Carry two Registers | $\mathrm{Rd} \leftarrow \mathrm{Rd}+\mathrm{Rr}+\mathrm{C}$ | Z,C,N,V,H | 1 |
| ADIW | Rdi, K | Add Immediate to Word | Rdh:Rdl $\leftarrow$ Rdh:Rdl + K | Z,C,N,V,S | 2 |
| SUB | Rd, Rr | Subtract two Registers | $\mathrm{Rd} \leftarrow \mathrm{Rd}-\mathrm{Rr}$ | Z,C,N,V,H | 1 |
| SUBI | Rd, K | Subtract Constant from Register | $\mathrm{Rd} \leftarrow \mathrm{Rd}-\mathrm{K}$ | Z,C,N,V,H | 1 |
| SBC | Rd, Rr | Subtract with Carry two Registers | $\mathrm{Rd} \leftarrow \mathrm{Rd}-\mathrm{Rr}-\mathrm{C}$ | Z,C,N,V,H | 1 |
| SBCI | Rd, K | Subtract with Carry Constant from Reg. | $\mathrm{Rd} \leftarrow \mathrm{Rd}-\mathrm{K}-\mathrm{C}$ | Z,C,N,V,H | 1 |
| SBIW | Rdi, K | Subtract Immediate from Word | Rdh:Rdl $\leftarrow$ Rdh:Rdl - K | Z,C,N,V,S | 2 |
| AND | Rd, Rr | Logical AND Registers | $\mathrm{Rd} \leftarrow \mathrm{Rd} \bullet \mathrm{Rr}$ | Z,N,V | 1 |
| ANDI | Rd, K | Logical AND Register and Constant | $\mathrm{Rd} \leftarrow \mathrm{Rd} \bullet \mathrm{K}$ | Z,N,V | 1 |
| OR | Rd, Rr | Logical OR Registers | $\mathrm{Rd} \leftarrow \mathrm{Rdv} \mathrm{Rr}$ | Z,N,V | 1 |
| ORI | Rd, K | Logical OR Register and Constant | $\mathrm{Rd} \leftarrow \mathrm{Rd}$ v K | Z,N,V | 1 |
| EOR | Rd, Rr | Exclusive OR Registers | $\mathrm{Rd} \leftarrow \mathrm{Rd} \oplus \mathrm{Rr}$ | Z,N,V | 1 |
| COM | Rd | One's Complement | $\mathrm{Rd} \leftarrow 0 \mathrm{xFF}-\mathrm{Rd}$ | Z,C,N, V | 1 |
| NEG | Rd | Two's Complement | $\mathrm{Rd} \leftarrow 0 \times 00-\mathrm{Rd}$ | Z,C,N,V,H | 1 |
| SBR | Rd, K | Set Bit(s) in Register | $R d \leftarrow R d v K$ | Z,N,V | 1 |
| CBR | Rd, K | Clear Bit(s) in Register | $\mathrm{Rd} \leftarrow \mathrm{Rd} \bullet(0 x F F-K)$ | Z,N,V | 1 |
| INC | Rd | Increment | $\mathrm{Rd} \leftarrow \mathrm{Rd}+1$ | Z,N,V | 1 |
| DEC | Rd | Decrement | $\mathrm{Rd} \leftarrow \mathrm{Rd}-1$ | Z,N,V | 1 |
| TST | Rd | Test for Zero or Minus | $\mathrm{Rd} \leftarrow \mathrm{Rd} \bullet \mathrm{Rd}$ | Z,N,V | 1 |
| CLR | Rd | Clear Register | $\mathrm{Rd} \leftarrow \mathrm{Rd} \oplus \mathrm{Rd}$ | Z,N,V | 1 |
| SER | Rd | Set Register | $\mathrm{Rd} \leftarrow 0 \mathrm{xFF}$ | None | 1 |
| BRANCH INSTRUCTIONS |  |  |  |  |  |
| RJMP | k | Relative Jump | $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 2 |
| IJMP |  | Indirect Jump to (Z) | $\mathrm{PC} \leftarrow \mathrm{Z}$ | None | 2 |
| RCALL | k | Relative Subroutine Call | $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 3 |
| ICALL |  | Indirect Call to (Z) | $\mathrm{PC} \leftarrow \mathrm{Z}$ | None | 3 |
| RET |  | Subroutine Return | $\mathrm{PC} \leftarrow$ STACK | None | 4 |
| RETI |  | Interrupt Return | $\mathrm{PC} \leftarrow$ STACK | 1 | 4 |
| CPSE | Rd, Rr | Compare, Skip if Equal | if ( $\mathrm{Rd}=\mathrm{Rr}$ ) $\mathrm{PC} \leftarrow \mathrm{PC}+2$ or 3 | None | 1/2/3 |
| CP | Rd, Rr | Compare | $\mathrm{Rd}-\mathrm{Rr}$ | Z, N,V,C,H | 1 |
| CPC | Rd, Rr | Compare with Carry | Rd - Rr - C | Z, N,V,C,H | 1 |
| CPI | Rd, K | Compare Register with Immediate | Rd-K | Z, N,V,C,H | 1 |
| SBRC | Rr, b | Skip if Bit in Register Cleared | if $(\operatorname{Rr}(\mathrm{b})=0) \mathrm{PC} \leftarrow \mathrm{PC}+2$ or 3 | None | 1/2/3 |
| SBRS | $\mathrm{Rr}, \mathrm{b}$ | Skip if Bit in Register is Set | if $(\operatorname{Rr}(\mathrm{b})=1) \mathrm{PC} \leftarrow \mathrm{PC}+2$ or 3 | None | 1/2/3 |
| SBIC | P, b | Skip if Bit in I/O Register Cleared | if $(P(\mathrm{~b})=0) \mathrm{PC} \leftarrow \mathrm{PC}+2$ or 3 | None | 1/2/3 |
| SBIS | P, b | Skip if Bit in I/O Register is Set | if $(\mathrm{P}(\mathrm{b})=1) \mathrm{PC} \leftarrow \mathrm{PC}+2$ or 3 | None | 1/2/3 |
| BRBS | s, k | Branch if Status Flag Set | if (SREG(s) = 1) then PC ¢ PC+k + 1 | None | 1/2 |
| BRBC | s, k | Branch if Status Flag Cleared | if (SREG(s) $=0$ ) then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BREQ | k | Branch if Equal | if $(Z=1)$ then $P C \leftarrow P C+k+1$ | None | 1/2 |
| BRNE | k | Branch if Not Equal | if $(Z=0)$ then $P C \leftarrow P C+k+1$ | None | 1/2 |
| BRCS | k | Branch if Carry Set | if ( $\mathrm{C}=1$ ) then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRCC | k | Branch if Carry Cleared | if ( $\mathrm{C}=0)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRSH | k | Branch if Same or Higher | if ( $\mathrm{C}=0)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRLO | k | Branch if Lower | if ( $\mathrm{C}=1$ ) then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRMI | k | Branch if Minus | if $(\mathrm{N}=1)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRPL | k | Branch if Plus | if ( $\mathrm{N}=0$ ) then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRGE | k | Branch if Greater or Equal, Signed | if ( $\mathrm{N} \oplus \mathrm{V}=0$ ) then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRLT | k | Branch if Less Than Zero, Signed | if $(\mathrm{N} \oplus \mathrm{V}=1)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRHS | k | Branch if Half Carry Flag Set | if ( $\mathrm{H}=1$ ) then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRHC | k | Branch if Half Carry Flag Cleared | if ( $\mathrm{H}=0)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRTS | k | Branch if T Flag Set | if ( $\mathrm{T}=1)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRTC | k | Branch if T Flag Cleared | if ( $\mathrm{T}=0)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRVS | k | Branch if Overflow Flag is Set | if $(\mathrm{V}=1)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRVC | k | Branch if Overflow Flag is Cleared | if ( $\mathrm{V}=0$ ) then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRIE | k | Branch if Interrupt Enabled | if ( $\mathrm{I}=1)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRID | k | Branch if Interrupt Disabled | if $(1=0)$ then $P C \leftarrow P C+k+1$ | None | 1/2 |
| BIT AND BIT-TEST INSTRUCTIONS |  |  |  |  |  |
| SBI | P, b | Set Bit in I/O Register | $\mathrm{l} / \mathrm{O}(\mathrm{P}, \mathrm{b}) \leftarrow 1$ | None | 2 |
| CBI | P, b | Clear Bit in I/O Register | $\mathrm{l} / \mathrm{O}(\mathrm{P}, \mathrm{b}) \leftarrow 0$ | None | 2 |
| LSL | Rd | Logical Shift Left | $\mathrm{Rd}(\mathrm{n}+1) \leftarrow \operatorname{Rd}(\mathrm{n}), \mathrm{Rd}(0) \leftarrow 0$ | Z,C,N, V | 1 |
| LSR | Rd | Logical Shift Right | $\mathrm{Rd}(\mathrm{n}) \leftarrow \operatorname{Rd}(\mathrm{n}+1), \mathrm{Rd}(7) \leftarrow 0$ | Z,C,N, V | 1 |
| ROL | Rd | Rotate Left Through Carry | $\operatorname{Rd}(0) \leftarrow \mathrm{C}, \mathrm{Rd}(\mathrm{n}+1) \leftarrow \operatorname{Rd}(\mathrm{n}), \mathrm{C} \leftarrow \operatorname{Rd}(7)$ | Z,C,N,V | 1 |


| Mnemonics | Operands | Description | Operation | Flags | \#Clocks |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ROR | Rd | Rotate Right Through Carry | $\operatorname{Rd}(7) \leftarrow \mathrm{C}, \mathrm{Rd}(\mathrm{n}) \leftarrow \operatorname{Rd}(\mathrm{n}+1), \mathrm{C} \leftarrow \operatorname{Rd}(0)$ | Z,C,N,V | 1 |
| ASR | Rd | Arithmetic Shift Right | $\operatorname{Rd}(\mathrm{n}) \leftarrow \operatorname{Rd}(\mathrm{n}+1), \mathrm{n}=0.6$ | Z,C,N,V | 1 |
| SWAP | Rd | Swap Nibbles | $\operatorname{Rd}(3.0) \leftarrow \operatorname{Rd}(7 . .4), \operatorname{Rd}(7 . .4) \leftarrow \operatorname{Rd}(3 . .0)$ | None | 1 |
| BSET | s | Flag Set | SREG(s) $\leftarrow 1$ | SREG(s) | 1 |
| BCLR | s | Flag Clear | SREG(s) $\leftarrow 0$ | SREG(s) | 1 |
| BST | $\mathrm{Rr}, \mathrm{b}$ | Bit Store from Register to T | $\mathrm{T} \leftarrow \operatorname{Rr}$ (b) | T | 1 |
| BLD | Rd, b | Bit load from T to Register | $\operatorname{Rd}(\mathrm{b}) \leftarrow \mathrm{T}$ | None | 1 |
| SEC |  | Set Carry | $C \leftarrow 1$ | C | 1 |
| CLC |  | Clear Carry | $C \leftarrow 0$ | C | 1 |
| SEN |  | Set Negative Flag | $N \leftarrow 1$ | N | 1 |
| CLN |  | Clear Negative Flag | $N \leftarrow 0$ | N | 1 |
| SEZ |  | Set Zero Flag | $\mathrm{Z} \leftarrow 1$ | Z | 1 |
| CLZ |  | Clear Zero Flag | $\mathrm{Z} \leftarrow 0$ | Z | 1 |
| SEI |  | Global Interrupt Enable | $1 \leftarrow 1$ | 1 | 1 |
| CLI |  | Global Interrupt Disable | $1 \leftarrow 0$ | 1 | 1 |
| SES |  | Set Signed Test Flag | $\mathrm{S} \leftarrow 1$ | S | 1 |
| CLS |  | Clear Signed Test Flag | $\mathrm{S} \leftarrow 0$ | S | 1 |
| SEV |  | Set Twos Complement Overflow. | $V \leftarrow 1$ | V | 1 |
| CLV |  | Clear Twos Complement Overflow | $\mathrm{V} \leftarrow 0$ | V | 1 |
| SET |  | Set T in SREG | $\mathrm{T} \leftarrow 1$ | T | 1 |
| CLT |  | Clear T in SREG | $\mathrm{T} \leftarrow 0$ | T | 1 |
| SEH |  | Set Half Carry Flag in SREG | $\mathrm{H} \leftarrow 1$ | H | 1 |
| CLH |  | Clear Half Carry Flag in SREG | $\mathrm{H} \leftarrow 0$ | H | 1 |
| DATA TRANSFER INSTRUCTIONS |  |  |  |  |  |
| MOV | Rd, Rr | Move Between Registers | $\mathrm{Rd} \leftarrow \mathrm{Rr}$ | None | 1 |
| MOVW | Rd, Rr | Copy Register Word | $\mathrm{Rd}+1: \mathrm{Rd} \leftarrow \mathrm{Rr}+1: \mathrm{Rr}$ | None | 1 |
| LDI | Rd, K | Load Immediate | $\mathrm{Rd} \leftarrow \mathrm{K}$ | None | 1 |
| LD | Rd, X | Load Indirect | $\mathrm{Rd} \leftarrow(\mathrm{X})$ | None | 2 |
| LD | Rd, $\mathrm{X}+$ | Load Indirect and Post-Inc. | $\mathrm{Rd} \leftarrow(\mathrm{X}), \mathrm{X} \leftarrow \mathrm{X}+1$ | None | 2 |
| LD | Rd, - X | Load Indirect and Pre-Dec. | $\mathrm{X} \leftarrow \mathrm{X}-1, \mathrm{Rd} \leftarrow(\mathrm{X})$ | None | 2 |
| LD | Rd, Y | Load Indirect | $\mathrm{Rd} \leftarrow(\mathrm{Y})$ | None | 2 |
| LD | Rd, $\mathrm{Y}+$ | Load Indirect and Post-Inc. | $\mathrm{Rd} \leftarrow(\mathrm{Y}), \mathrm{Y} \leftarrow \mathrm{Y}+1$ | None | 2 |
| LD | Rd, - Y | Load Indirect and Pre-Dec. | $Y \leftarrow Y-1, R d \leftarrow(Y)$ | None | 2 |
| LDD | Rd, $\mathrm{Y}+\mathrm{q}$ | Load Indirect with Displacement | $\mathrm{Rd} \leftarrow(\mathrm{Y}+\mathrm{q})$ | None | 2 |
| LD | Rd, Z | Load Indirect | $\mathrm{Rd} \leftarrow(\mathrm{Z})$ | None | 2 |
| LD | Rd, $\mathrm{Z}_{+}$ | Load Indirect and Post-Inc. | $\mathrm{Rd} \leftarrow(\mathrm{Z}), \mathrm{Z} \leftarrow \mathrm{Z}+1$ | None | 2 |
| LD | Rd, -Z | Load Indirect and Pre-Dec. | $\mathrm{Z} \leftarrow \mathrm{Z}-1, \mathrm{Rd} \leftarrow(\mathrm{Z})$ | None | 2 |
| LDD | Rd, $\mathrm{Z}+\mathrm{q}$ | Load Indirect with Displacement | $\mathrm{Rd} \leftarrow(\mathrm{Z}+\mathrm{q})$ | None | 2 |
| LDS | Rd, k | Load Direct from SRAM | $\mathrm{Rd} \leftarrow(\mathrm{k})$ | None | 2 |
| ST | X, Rr | Store Indirect | $(\mathrm{X}) \leftarrow \mathrm{Rr}$ | None | 2 |
| ST | X + , Rr | Store Indirect and Post-Inc. | $(\mathrm{X}) \leftarrow \mathrm{Rr}, \mathrm{X} \leftarrow \mathrm{X}+1$ | None | 2 |
| ST | - X, Rr | Store Indirect and Pre-Dec. | $\mathrm{X} \leftarrow \mathrm{X}-1,(\mathrm{X}) \leftarrow \mathrm{Rr}$ | None | 2 |
| ST | Y, Rr | Store Indirect | $(\mathrm{Y}) \leftarrow \mathrm{Rr}$ | None | 2 |
| ST | $\mathrm{Y}+$, Rr | Store Indirect and Post-Inc. | $(\mathrm{Y}) \leftarrow \mathrm{Rr}, \mathrm{Y} \leftarrow \mathrm{Y}+1$ | None | 2 |
| ST | - Y , Rr | Store Indirect and Pre-Dec. | $\mathrm{Y} \leftarrow \mathrm{Y}-1,(\mathrm{Y}) \leftarrow \mathrm{Rr}$ | None | 2 |
| STD | $\mathrm{Y}+\mathrm{q}, \mathrm{Rr}$ | Store Indirect with Displacement | $(Y+q) \leftarrow R \mathrm{R}$ | None | 2 |
| ST | $\mathrm{Z}, \mathrm{Rr}$ | Store Indirect | $(\mathrm{Z}) \leftarrow \mathrm{Rr}$ | None | 2 |
| ST | $\mathrm{Z}+$, Rr | Store Indirect and Post-Inc. | $(\mathrm{Z}) \leftarrow \mathrm{Rr}, \mathrm{Z} \leftarrow \mathrm{Z}+1$ | None | 2 |
| ST | -Z, Rr | Store Indirect and Pre-Dec. | $\mathrm{Z} \leftarrow \mathrm{Z}-1,(\mathrm{Z}) \leftarrow \mathrm{Rr}$ | None | 2 |
| STD | Z $+\mathrm{q}, \mathrm{Rr}$ | Store Indirect with Displacement | $(Z+q) \leftarrow \operatorname{Rr}$ | None | 2 |
| STS | k, Rr | Store Direct to SRAM | $(\mathrm{k}) \leftarrow \mathrm{Rr}$ | None | 2 |
| LPM |  | Load Program Memory | $\mathrm{R} 0 \leftarrow(\mathrm{Z})$ | None | 3 |
| LPM | Rd, Z | Load Program Memory | $\mathrm{Rd} \leftarrow(\mathrm{Z})$ | None | 3 |
| LPM | Rd, $\mathrm{Z}+$ | Load Program Memory and Post-Inc | $\mathrm{Rd} \leftarrow(\mathrm{Z}), \mathrm{Z} \leftarrow \mathrm{Z}+1$ | None | 3 |
| SPM |  | Store Program Memory | (z) $\leftarrow$ R1:R0 | None |  |
| IN | Rd, P | In Port | $\mathrm{Rd} \leftarrow \mathrm{P}$ | None | 1 |
| OUT | $\mathrm{P}, \mathrm{Rr}$ | Out Port | $\mathrm{P} \leftarrow \mathrm{Rr}$ | None | 1 |
| PUSH | Rr | Push Register on Stack | STACK $\leftarrow \mathrm{Rr}$ | None | 2 |
| POP | Rd | Pop Register from Stack | $\mathrm{Rd} \leftarrow$ STACK | None | 2 |
| MCU CONTROL INSTRUCTIONS |  |  |  |  |  |
| NOP |  | No Operation |  | None | 1 |
| SLEEP |  | Sleep | (see specific descr. for Sleep function) | None | 1 |
| WDR |  | Watchdog Reset | (see specific descr. for WDR/Timer) | None | 1 |
| BREAK |  | Break | For On-chip Debug Only | None | N/A |

Ordering Information

| Speed (MHz) ${ }^{(3)}$ | Power Supply | Ordering Code | Package ${ }^{(1)}$ | Operation Range |
| :---: | :---: | :---: | :---: | :---: |
| 10 | 1.8-5.5 | ATtiny13V-10PI <br> ATtiny13V-10PU ${ }^{(2)}$ <br> ATtiny13V-10SI <br> ATtiny13V-10SU ${ }^{(2)}$ <br> ATtiny13V-10SSI <br> ATtiny $13 \mathrm{~V}-10 \mathrm{SSU}^{(2)}$ \| <br> ATtiny $13 \mathrm{~V}-10 \mathrm{MU}{ }^{(2)}$ | 8P3 <br> 8P3 <br> 8S2 <br> 8S2 <br> S8S1 <br> S8S1 <br> 20M1 | $\begin{gathered} \text { Industrial } \\ \left(-40^{\circ} \mathrm{C} \text { to } 85^{\circ} \mathrm{C}\right) \end{gathered}$ |
| 20 | 2.7-5.5 | ATtiny $13-20 \mathrm{PI}$ <br> ATtiny13-20PU ${ }^{(2)}$ <br> ATtiny13-20SI <br> ATtiny13-20SU ${ }^{(2)}$ <br> ATtiny13-20SSI <br> ATtiny13-20SSU(2) <br> ATtiny $13-20 \mathrm{MU}^{(2)}$ | 8P3 <br> 8P3 <br> 8S2 <br> 8S2 <br> S8S1 <br> S8S1 <br> 20M1 | $\begin{gathered} \text { Industrial } \\ \left(-40^{\circ} \mathrm{C} \text { to } 85^{\circ} \mathrm{C}\right) \end{gathered}$ |

Notes: 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.
2. Pb-free packaging alternative, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green
3. For Speed vs. $\mathrm{V}_{\mathrm{CC}}$, see "Maximum Speed vs. $\mathrm{V}_{\mathrm{CC}}$ " on page 122.

| Package Type |  |
| :--- | :--- |
| 8P3 | 8-lead, 0.300" Wide, Plastic Dual Inline Package (PDIP) |
| $\mathbf{8 S 2}$ | 8-lead, 0.209" Wide, Plastic Small Outline Package (EIAJ SOIC) |
| $\mathbf{S 8 S 1}$ | 8-lead, 0.150" Wide, Plastic Gull-Wing Small Outline (JEDEC SOIC) |
| 20M1 | 20-pad, $4 \times 4 \times 0.8 \mathrm{~mm}$ Body, Lead Pitch 0.50 mm, Micro Lead Frame Package (MLF) |

## Packaging Information

## 8P3



Top View


## End View



COMMON DIMENSIONS
(Unit of Measure = inches)

| SYMBOL | MIN | NOM | MAX | NOTE |
| :---: | :---: | :---: | :---: | :---: |
| A |  |  | 0.210 | 2 |
| A2 | 0.115 | 0.130 | 0.195 |  |
| b | 0.014 | 0.018 | 0.022 | 5 |
| b2 | 0.045 | 0.060 | 0.070 | 6 |
| b3 | 0.030 | 0.039 | 0.045 | 6 |
| c | 0.008 | 0.010 | 0.014 |  |
| D | 0.355 | 0.365 | 0.400 | 3 |
| D1 | 0.005 |  |  | 3 |
| E | 0.300 | 0.310 | 0.325 | 4 |
| E1 | 0.240 | 0.250 | 0.280 | 3 |
| e | 0.100 BSC |  |  |  |
| eA | 0.300 BSC |  |  |  |
| L | 0.115 | 0.130 | 0.150 | 2 |

Notes: 1. This drawing is for general information only; refer to JEDEC Drawing MS-001, Variation BA for additional information.
2. Dimensions $A$ and $L$ are measured with the package seated in JEDEC seating plane Gauge GS-3.
3. D, D1 and E1 dimensions do not include mold Flash or protrusions. Mold Flash or protrusions shall not exceed 0.010 inch.
4. E and eA measured with the leads constrained to be perpendicular to datum.
5. Pointed or rounded lead tips are preferred to ease insertion.
6. b2 and b3 maximum dimensions do not include Dambar protrusions. Dambar protrusions shall not exceed 0.010 ( 0.25 mm ).

01/09/02

| 2325 Orchard Parkway San Jose, CA 95131 | TITLE <br> 8P3, 8-lead, 0.300" Wide Body, Plastic Dual In-line Package (PDIP) | DRAWING NO. 8P3 | $\begin{gathered} \text { REV. } \\ B \end{gathered}$ |
| :---: | :---: | :---: | :---: |



## END VIEW



COMMON DIMENSIONS
(Unit of Measure $=\mathrm{mm}$ )

| SYMBOL | MIN | NOM | MAX | NOTE |
| :--- | :---: | :---: | :---: | :---: |
| A | 1.70 |  | 2.16 |  |
| A1 | 0.05 |  | 0.25 |  |
| b | 0.35 |  | 0.48 | 5 |
| C | 0.15 |  | 0.35 | 5 |
| D | 5.13 |  | 5.35 |  |
| E1 | 5.18 |  | 5.40 | 2,3 |
| E | 7.70 |  | 8.26 |  |
| L | 0.51 |  | 0.85 |  |
| $\theta$ | $0^{\circ}$ |  | $8^{\circ}$ |  |
| e | 1.27 BSC |  |  |  |

Notes: 1. This drawing is for general information only; refer to EIAJ Drawing EDR-7320 for additional information.
2. Mismatch of the upper and lower dies and resin burrs are not included.
3. It is recommended that upper and lower cavities be equal. If they are different, the larger dimension shall be regarded.
4. Determines the true geometric position.
5. Values $b, C$ apply to plated terminal. The standard thickness of the plating layer shall measure between 0.007 to .021 mm .

2325 Orchard Parkway San Jose, CA 95131

TITLE
DRAWING NO.
8S2, 8-lead, 0.209" Body, Plastic Small Outline Package (EIAJ)

8S2
D

S8S1


COMMON DIMENSIONS
(Unit of Measure $=\mathrm{mm}$ )

| SYMBOL | MIN | NOM | MAX | NOTE |
| :---: | :--- | :--- | :--- | :--- |
| E | 5.79 |  | 6.20 |  |
| E1 | 3.81 |  | 3.99 |  |
| A | 1.35 |  | 1.75 |  |
| A1 | 0.1 |  | 0.25 |  |
| D | 4.80 |  | 4.98 |  |
| C | 0.17 |  | 0.25 |  |
| b | 0.31 |  | 0.51 |  |
| L | 0.4 |  | 1.27 |  |
| e | 1.27 BSC |  |  |  |
| $\theta$ | $0^{\circ}$ |  | $8^{\circ}$ |  |

Notes: 1. This drawing is for general information only; refer to JEDEC Drawing MS-012 for proper dimensions, tolerances, datums,etc.

DRAWING NO. $\quad$ REV.


## Errata

ATtiny13 Rev. D

ATtiny13 Rev. B

The revision letter in this section refers to the revision of the ATtiny13 device.

- EEPROM can not be written below 1.9 Volt

1. EEPROM can not be written below 1.9 Volt

Writing the EEPROM at $\mathrm{V}_{\mathrm{CC}}$ below 1.9 volts might fail.
Problem Fix/Workaround
Do not write the EEPROM when $\mathrm{V}_{\mathrm{CC}}$ is below 1.9 volts.

- Wrong values read after Erase Only operation
- High Voltage Serial Programming Flash, EEPROM, Fuse and Lock Bits may fail
- Device may lock for further programming
- debugWIRE communication not blocked by lock-bits
- Watchdog Timer Interrupt disabled
- EEPROM can not be written below 1.9 Volt

1. Wrong values read after Erase Only operation

At supply voltages below 2.7 V , an EEPROM location that is erased by the Erase Only operation may read as programmed ( $0 \times 00$ ).
Problem Fix/Workaround
If it is necessary to read an EEPROM location after Erase Only, use an Atomic Write operation with OxFF as data in order to erase a location. In any case, the Write Only operation can be used as intended. Thus no special considerations are needed as long as the erased location is not read before it is programmed.
2. High Voltage Serial Programming Flash, EEPROM, Fuse and Lock Bits may fail
Writing to any of these locations and bits may in some occasions fail.

## Problem Fix/Workaround

After a writing has been initiated, always observe the RDY/ $\overline{\mathrm{BSY}}$ signal. If the writing should fail, rewrite until the RDY/BSY verifies a correct writing. This will be fixed in revision D.
3. Device may lock for further programming

Special combinations of fuse bits will lock the device for further programming effectively turning it into an OTP device. The following combinations of settings/fuse bits will cause this effect:

- 128 kHz internal oscillator (CKSEL[1..0] = 11), shortest start-up time (SUT[1..0] $=00$ ), Debugwire enabled (DWEN $=0$ ) or Reset disabled RSTDISBL $=0$.
- 9.6 MHz internal oscillator (CKSEL[1..0] = 10), shortest start-up time (SUT[1..0] = 00), Debugwire enabled (DWEN = 0) or Reset disabled RSTDISBL $=0$.
- 4.8 MHz internal oscillator (CKSEL[1..0] = 01), shortest start-up time (SUT[1..0] = 00), Debugwire enabled (DWEN = 0) or Reset disabled RSTDISBL $=0$.


## Problem fix/ Workaround

Avoid the above fuse combinations. Selecting longer start-up time will eliminate the problem.
4. debugWIRE communication not blocked by lock-bits

When debugWIRE on-chip debug is enabled (DWEN $=0$ ), the contents of program memory and EEPROM data memory can be read even if the lock-bits are set to block further reading of the device.

## Problem fix/ Workaround

Do not ship products with on-chip debug of the tiny13 enabled.
5. Watchdog Timer Interrupt disabled

If the watchdog timer interrupt flag is not cleared before a new timeout occurs, the watchdog will be disabled, and the interrupt flag will automatically be cleared. This is only applicable in interrupt only mode. If the Watchdog is configured to reset the device in the watchdog time-out following an interrupt, the device works correctly.

## Problem fix / Workaround

Make sure there is enough time to always service the first timeout event before a new watchdog timeout occurs. This is done by selecting a long enough time-out period.
6. EEPROM can not be written below 1.9 Volt

Writing the EEPROM at $\mathrm{V}_{\mathrm{CC}}$ below 1.9 volts might fail.
Problem Fix/Workaround
Do not write the EEPROM when $\mathrm{V}_{\mathrm{CC}}$ is below 1.9 volts.

## ATtiny13 Rev. A

Revision A has not been sampled.

## Datasheet Revision History

Please note that the referring page numbers in this section are referring to this document. The referring revision in this section are referring to the document revision.

Changes from Rev. 2535F-04/06 to Rev. 2535G-01/07

1. Removed Preliminary.
2. Updated Table 12 on page 31, Table 16 on page 39,Table 51 on page 111.
3. Removed Note from Table 15 on page 35.
4. Updated "Bit 6 - ACBG: Analog Comparator Bandgap Select" on page 78.
5. Updated "Prescaling and Conversion Timing" on page 83.
6. Updated Figure 56 on page 111.
7. Updated "DC Characteristics" on page 120.
8. Updated "Ordering Information" on page 163.
9. Updated "Packaging Information" on page 164.

Changes from Rev. 2535E-10/04 to Rev. 2535F-04/06

Changes from Rev. 2535C-02/04 to Rev. 2535D-04/04

1. Revision not published.
2. Maximum Speed Grades changed
-12 MHz to 10 MHz
-24 MHz to 20 MHz
3. Updated "Serial Programming Instruction Set" on page 109.
4. Updated "Maximum Speed vs. $\mathrm{V}_{\mathrm{cc}}$ " on page 122
5. Updated "Ordering Information" on page 9
6. C-code examples updated to use legal IAR syntax.
7. Replaced occurrences of WDIF with WDTIF and WDIE with WDTIE.
8. Updated "Stack Pointer" on page 9.
9. Updated "Calibrated Internal RC Oscillator" on page 23.
10. Updated "Oscillator Calibration Register - OSCCAL" on page 23.
11. Updated typo in introduction on "Watchdog Timer" on page 36.
12. Updated "ADC Conversion Time" on page 84.
13. Updated "Serial Downloading" on page 106.
14. Updated "Electrical Characteristics" on page 119.
15. Updated "Ordering Information" on page 9.
16. Removed rev. C from "Errata" on page 14.

Changes from Rev. 2535A-06/03 to Rev. 2535B-01/04

1. Updated Figure 2 on page 3.
2. Updated Table 12 on page 31, Table 17 on page 40, Table 37 on page 91 and Table 57 on page 121.
3. Updated "Calibrated Internal RC Oscillator" on page 23.
4. Updated the whole "Watchdog Timer" on page 36.
5. Updated Figure 54 on page 106 and Figure 57 on page 111.
6. Updated registers "MCU Control Register - MCUCR" on page 50, "Timer/Counter Control Register B - TCCROB" on page 71 and "Digital Input Disable Register 0 - DIDRO" on page 78.
7. Updated Absolute Maximum Ratings and DC Characteristics in "Electrical Characteristics" on page 119.
8. Added "Maximum Speed vs. V $_{\text {cc }}$ " on page 122
9. Updated "ADC Characteristics" on page 123.
10. Updated "Typical Characteristics" on page 124.
11. Updated "Ordering Information" on page 9.
12. Updated "Packaging Information" on page 10.
13. Updated "Errata" on page 14.
14. Changed instances of EEAR to EEARL.

Atmel Corporation
2325 Orchard Parkway
San Jose, CA 95131, USA
Tel: 1(408) 441-0311
Fax: 1(408) 487-2600

Regional Headquarters

Europe<br>Atmel Sarl<br>Route des Arsenaux 41<br>Case Postale 80<br>CH-1705 Fribourg<br>Switzerland<br>Tel: (41) 26-426-5555<br>Fax: (41) 26-426-5500<br>Asia<br>Room 1219<br>Chinachem Golden Plaza<br>77 Mody Road Tsimshatsui<br>East Kowloon<br>Hong Kong<br>Tel: (852) 2721-9778<br>Fax: (852) 2722-1369<br>Japan<br>9F, Tonetsu Shinkawa Bldg.<br>1-24-8 Shinkawa<br>Chuo-ku, Tokyo 104-0033<br>Japan<br>Tel: (81) 3-3523-3551<br>Fax: (81) 3-3523-7581

## Atmel Operations

2325 Orchard Parkway<br>San Jose, CA 95131, USA<br>Tel: 1(408) 441-0311<br>Fax: 1(408) 436-4314<br>Microcontrollers<br>2325 Orchard Parkway<br>San Jose, CA 95131, USA<br>Tel: 1(408) 441-0311<br>Fax: 1(408) 436-4314<br>La Chantrerie<br>BP 70602<br>44306 Nantes Cedex 3, France<br>Tel: (33) 2-40-18-18-18<br>Fax: (33) 2-40-18-19-60<br>ASIC/ASSP/Smart Cards<br>Zone Industrielle<br>13106 Rousset Cedex, France<br>Tel: (33) 4-42-53-60-00<br>Fax: (33) 4-42-53-60-01<br>1150 East Cheyenne Mtn. Blvd.<br>Colorado Springs, CO 80906, USA<br>Tel: 1(719) 576-3300<br>Fax: 1(719) 540-1759<br>Scottish Enterprise Technology Park<br>Maxwell Building<br>East Kilbride G75 0QR, Scotland<br>Tel: (44) 1355-803-000<br>Fax: (44) 1355-242-743

## RF/Automotive

Theresienstrasse 2
Postfach 3535
74025 Heilbronn, Germany
Tel: (49) 71-31-67-0
Fax: (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA
Tel: 1(719) 576-3300
Fax: 1(719) 540-1759
Biometrics/Imaging/Hi-Rel MPU/
High Speed Converters/RF Datacom Avenue de Rochepleine
BP 123
38521 Saint-Egreve Cedex, France
Tel: (33) 4-76-58-30-00
Fax: (33) 4-76-58-34-80

## Literature Requests <br> www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDITIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.
© 2007 Atmel Corporation. All rights reserved. Atme ${ }^{\circledR}$, logo and combinations thereof, AVR ${ }^{\circledR}$, AVR Studio ${ }^{\circledR}$, and Everywhere You Are ${ }^{\circledR}$ are registered trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.

