# 3.3 V Triple LVPECL Input to -3.3 V to -5.0 V ECL Output Translator

# Description

The MC100LVEL91 is a triple LVPECL input to ECL output translator. The device receives low voltage differential PECL signals, determined by the  $V_{CC}$  supply level, and translates them to differential -3.3~V to -5.0~V ECL output signals.

To accomplish the level translation the LVEL91 requires three power rails. The  $V_{CC}$  supply should be connected to the positive supply, and the  $V_{EE}$  pin should be connected to the negative power supply. The GND pins are connected to the system ground plane. Both  $V_{EE}$  and  $V_{CC}$  should be bypassed to ground via 0.01  $\mu$ F capacitors.

Under open input conditions, the  $\overline{D}$  input will be biased at  $V_{CC}/2$  and the D input will be pulled to GND. This condition will force the Q output to a low, ensuring stability.

The  $V_{BB}$  pin, an internally generated voltage supply, is available to this device only. For single-ended input conditions, the unused differential input is connected to  $V_{BB}$  as a switching reference voltage.  $V_{BB}$  may also rebias AC coupled inputs. When used, decouple  $V_{BB}$  and  $V_{CC}$  via a 0.01  $\mu F$  capacitor and limit current sourcing or sinking to 0.5 mA. When not used,  $V_{BB}$  should be left open.

### **Features**

- 620 ps Typical Propagation Delay
- The 100 Series Contains Temperature Compensation
- Operating Range:  $V_{CC} = 3.8 \text{ V}$  to 3.0 V;  $V_{EE} = -3.0 \text{ V}$  to -5.5 V; GND = 0 V
- Q Output will Default LOW with Inputs Open or at GND
- Pb-Free Packages are Available\*




# ON Semiconductor®

http://onsemi.com

MARKING DIAGRAM\*



SO-20 DW SUFFIX CASE 751D



A = Assembly Location

WL = Wafer Lot
YY = Year
WW = Work Week
G = Pb-Free Package

# ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 4 of this data sheet.

<sup>\*</sup>For additional marking information, refer to Application Note AND8002/D.

<sup>\*</sup>For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.




Figure 1. SO-20 Pinout (Top View) and Logic Diagram

\* All  $V_{CC}$  pins are tied together on the die.

Warning: All  $V_{CC}$ ,  $V_{EE}$ , and GND pins must be externally connected to Power Supply to guarantee proper operation.

**Table 1. PIN DESCRIPTION** 

Pin	Function
Dn, Dn Qn, Qn PECL V <sub>BB</sub> V <sub>CC</sub> V <sub>EE</sub> GND	PECL/LVPECL Inputs ECL Outputs PECL Reference Voltage Output Positive Supply Negative Supply Ground

# **Table 2. ATTRIBUTES**

Charact	Value			
Internal Input Pulldown Resistor	75 kΩ			
Internal Input Pullup Resistor	75 kΩ			
ESD Protection	> 2 kV > 100 V > 2 kV			
Moisture Sensitivity, Indefinite Tir	me Out of Drypack (Note 1)	Pb Pkg	Pb-Free Pkg	
	Level 1	Level 3		
Flammability Rating	UL 94 V-0	@ 0.125 in		
Transistor Count	282 D	evices		
Meets or exceeds JEDEC Spec	EIA/JESD78 IC Latchup Test			

<sup>1.</sup> For additional information, see Application Note AND8003/D.

**Table 3. MAXIMUM RATINGS** 

Symbol	Parameter	Condition 1	Condition 2	Rating	Unit
V <sub>CC</sub>	PECL Power Supply	GND = 0 V		3.8	V
V <sub>EE</sub>	NECL Power Supply	GND = 0 V		-6.0	V
VI	PECL Input Voltage	GND = 0 V	$V_{I} \leq V_{CC}$	3.8	V
l <sub>out</sub>	Output Current	Continuous Surge		50 100	mA mA
I <sub>BB</sub>	PECL V <sub>BB</sub> Sink/Source			± 0.5	mA
T <sub>A</sub>	Operating Temperature Range			-40 to +85	°C
T <sub>stg</sub>	Storage Temperature Range			−65 to +150	°C
$\theta_{\sf JA}$	Thermal Resistance (Junction-to-Ambient)	0 lfpm 500 lfpm	SOIC-20 SOIC-20	90 60	°C/W °C/W
$\theta_{\text{JC}}$	Thermal Resistance (Junction-to-Case)	Standard Board	SOIC-20	30 to 35	°C/W
T <sub>sol</sub>	Wave Solder Pb Pb-Free			265 265	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

Table 4. LVPECL INPUT DC CHARACTERISTICS V<sub>CC</sub> = 3.3 V; V<sub>EE</sub> = -3.3 V to -5.0 V; GND = 0 V (Note 2)

			-40°C		40°C 25°C		85°C				
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I <sub>CC</sub>	V <sub>CC</sub> Power Supply Current			11		6	11			11	mA
V <sub>IH</sub>	Input HIGH Voltage (Single-Ended)	2135		2420	2135		2420	2135		2420	mV
V <sub>IL</sub>	Input LOW Voltage (Single-Ended)	1490		1825	1490		1825	1490		1825	mV
LVPECL V <sub>BB</sub>	Output Voltage Reference	1.92		2.04	1.92		2.04	1.92		2.04	V
V <sub>IHCMR</sub>	Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 3) $V_{PP} < 500 \text{ mV} \\ V_{PP} \geqq 500 \text{ mV}$	1.0 1.2		2.9 2.9	0.9 1.1		2.9 2.9	0.9 1.1		2.9 2.9	V V
I <sub>IH</sub>	Input HIGH Current			150			150			150	μΑ
I <sub>IL</sub>	Input LOW Current DDD	0.5 -600			0.5 -600			0.5 -600			μΑ

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

- 2. Input parameters vary 1:1 with V $_{CC}$ . V $_{CC}$  can vary +0.5 / -0.3 V. 3. V $_{IHCMR}$  min varies 1:1 with GND. V $_{IHCMR}$  max varies 1:1 with V $_{CC}$ .

Table 5. NECL OUTPUT DC CHARACTERISTICS  $V_{CC} = 3.3 \text{ V}$ ;  $V_{EE} = -3.3 \text{ V}$  to -5.0 V; GND = 0 V (Note 4)

		−40°C		25°C			85°C			·	
Symbol	Characteristic	Min	Min Typ Max		Min	Тур	Max	Min	Тур	Max	Unit
I <sub>EE</sub>	V <sub>EE</sub> Power Supply Current			27		21	27			29	mA
V <sub>OH</sub>	Output HIGH Voltage (Note 5)	-1085	-1005	-880	-1025	-955	-880	-1025	-955	-880	mV
V <sub>OL</sub>	Output LOW Voltage (Note 5)	-1830	-1695	-1555	-1810	-1705	-1620	-1810	-1705	-1620	mV

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

- 4. Output parameters vary 1:1 with GND. V<sub>CC</sub> can vary +0.3 V / -0.5 V.
- 5. All loading with 50  $\Omega$  resistor to GND 2.0 V.

Table 6. AC CHARACTERISTICS  $V_{CC} = 3.3 \text{ V}$ ;  $V_{EE} = -3.0 \text{ V}$  to -5.5 V; GND = 0 V (Note 6)

		-40°C		-40°C 25°C		85°C					
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
f <sub>max</sub>	Maximum Toggle Frequency		600			600			600		MHz
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay Differential Configuration Select-Ended	490 440	590 590	690 740	520 470	620 620	720 770	560 510	660 660	760 810	ps
t <sub>SKEW</sub>	Skew Output-to-Output (Note 7) Part-to-Part (Differential Configuration) (Note 7) Duty Cycle (Differential Configuration) (Note 8)		40 25	100 200		40 25	100 200		40 25	100 200	ps
V <sub>PP</sub>	Input Swing (Note 9)	200		1000	200		1000	200		1000	mV
t <sub>r</sub> t <sub>f</sub>	Output Rise/Fall Times Q (20% - 80%)	320	400	580	320	400	580	320	400	580	ps

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

- 6.  $V_{CC}$  can vary +0.5 V / -0.3 V.
- 7. Skews are valid across specified voltage range, part-to-part skew is for a given temperature.
- 8. Duty cycle skew is the difference between a T<sub>PLH</sub> and T<sub>PHL</sub> propagation delay through a device.
- 9. V<sub>PP</sub>(min) is the minimum input swing for which AC parameters are guaranteed. The device has a DC gain of ≈ 40.




Figure 2. Typical Termination for Output Driver and Device Evaluation (See Application Note AND8020/D – Termination of ECL Logic Devices.)

# **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
MC100LVEL91DW	SO-20	38 Units / Rail
MC100LVEL91DWG	SO-20 (Pb-Free)	38 Units / Rail
MC100LVEL91DWR2	SO-20	1000 / Tape & Reel
MC100LVEL91DWR2G	SO-20 (Pb-Free)	1000 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

# **Resource Reference of Application Notes**

AN1405/D - ECL Clock Distribution Techniques

AN1406/D - Designing with PECL (ECL at +5.0 V)

AN1503/D - ECLinPS™ I/O SPiCE Modeling Kit

AN1504/D - Metastability and the ECLinPS Family

AN1568/D - Interfacing Between LVDS and ECL

AN1672/D - The ECL Translator Guide

AND8001/D - Odd Number Counters Design

AND8002/D - Marking and Date Codes

AND8020/D - Termination of ECL Logic Devices


AND8066/D - Interfacing with ECLinPS

AND8090/D - AC Characteristics of ECL Devices

### PACKAGE DIMENSIONS

# **SO-20 WB DW SUFFIX**

PLASTIC SOIC PACKAGE CASE 751D-05 ISSUE G



### NOTES:

- DIMENSIONS ARE IN MILLIMETERS.
   INTERPRET DIMENSIONS AND TO U. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994. DIMENSIONS D AND E DO NOT INCLUDE MOLD
- PROTRUSION.
  MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.
- DIMENSION B DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF B DIMENSION AT MAXIMUM MATERIAL CONDITION

	MILLIMETERS						
DIM	MIN	MAX					
Α	2.35	2.65					
A1	0.10	0.25					
В	0.35	0.49					
С	0.23	0.32					
D	12.65	12.95					
E	7.40	7.60					
е	1.27	BSC					
Н	10.05	10.55					
h	0.25	0.75					
L	0.50	0.90					
•	0.0	7.0					

ECLinPS is a trademark of Semiconductor Components INdustries, LLC (SCILLC).

ON Semiconductor and un are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

# **PUBLICATION ORDERING INFORMATION**

### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada

Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative